Patents by Inventor Tin Tin Wee
Tin Tin Wee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190385948Abstract: In certain aspects of the disclosure, a die includes one or more fins, a gate formed over a first portion of the one or more fins, and a first contact formed over a second portion of the one or more fins, wherein the first contact includes an extended portion that does not overlap the one or more fins. The die also includes first and second metal lines formed from a first metal layer, wherein the first and second metal lines are spaced apart. The die further includes a first via connecting the first contact to the first metal line, and a second via connecting the first contact to the second metal line, wherein the second via is placed on the extended portion of the first contact.Type: ApplicationFiled: August 30, 2019Publication date: December 19, 2019Inventors: Tin Tin WEE, Trilochan SAHOO, Sunil SUKUMARAPILLAI, Arun Kumar Kodigenahalli VENKATESWAR
-
Publication number: 20190304905Abstract: Co-placement of resistor and other devices to improve area and performance is disclosed. In one implementation, a semiconductor circuit includes a resistor residing on a back end of line (BEOL) resistor layer, a plurality of interlevel metal vias coupling the BEOL resistor layer to one or more metal layers underneath the BEOL resistor layer, and a diode residing on a silicon substrate underneath the one or more metal layers, wherein a planar surface of the diode and a planar surface of the resistor at least partially overlap with each other, and the diode and the resistor are coupled to each other through the plurality of interlevel metal vias.Type: ApplicationFiled: May 30, 2018Publication date: October 3, 2019Inventors: Tin Tin WEE, Alvin Leng Sun LOKE, Jacob SCHNEIDER
-
Patent number: 10410965Abstract: A die includes one or more fins, a gate formed over a first portion of the one or more fins, and a first source/drain contact formed over a second portion of the one or more fins, wherein the first source/drain contact includes an extended portion that does not overlap the one or more fins. The die also includes first and second metal lines formed from a first metal layer, wherein the first and second metal lines are spaced apart. The die further includes a first via connecting the first source/drain contact to the first metal line, and a second via connecting the first source/drain contact to the second metal line, wherein the second via lies within the extended portion of the first source/drain contact.Type: GrantFiled: October 12, 2018Date of Patent: September 10, 2019Assignee: QUALCOMM IncorporatedInventors: Tin Tin Wee, Trilochan Sahoo, Sunil Sukumarapillai, Arun Kumar Kodigenahalli Venkateswar
-
Patent number: 10325845Abstract: In certain aspects of the disclosure, a die includes one or more fins, a gate formed over a first portion of the one or more fins, and a first source/drain contact formed over a second portion of the one or more fins, wherein the first source/drain contact includes an extended portion that does not overlap the one or more fins. The die also includes first and second metal lines formed from a first metal layer, wherein the first and second metal lines are spaced apart. The die further includes a first via connecting the first source/drain contact to the first metal line, and a second via connecting the first source/drain contact to the second metal line, wherein the second via lies within the extended portion of the first source/drain contact.Type: GrantFiled: June 21, 2017Date of Patent: June 18, 2019Assignee: QUALCOMM IncorporatedInventors: Tin Tin Wee, Trilochan Sahoo, Sunil Sukumarapillai, Arun Kumar Kodigenahalli Venkateswar
-
Publication number: 20190067189Abstract: In certain aspects of the disclosure, a die includes one or more fins, a gate formed over a first portion of the one or more fins, and a first source/drain contact formed over a second portion of the one or more fins, wherein the first source/drain contact includes an extended portion that does not overlap the one or more fins. The die also includes first and second metal lines formed from a first metal layer, wherein the first and second metal lines are spaced apart. The die further includes a first via connecting the first source/drain contact to the first metal line, and a second via connecting the first source/drain contact to the second metal line, wherein the second via lies within the extended portion of the first source/drain contact.Type: ApplicationFiled: October 12, 2018Publication date: February 28, 2019Inventors: Tin Tin WEE, Trilochan SAHOO, Sunil SUKUMARAPILLAI, Arun Kumar Kodigenahalli VENKATESWAR
-
Publication number: 20180374792Abstract: In certain aspects of the disclosure, a die includes one or more fins, a gate formed over a first portion of the one or more fins, and a first source/drain contact formed over a second portion of the one or more fins, wherein the first source/drain contact includes an extended portion that does not overlap the one or more fins. The die also includes first and second metal lines formed from a first metal layer, wherein the first and second metal lines are spaced apart. The die further includes a first via connecting the first source/drain contact to the first metal line, and a second via connecting the first source/drain contact to the second metal line, wherein the second via lies within the extended portion of the first source/drain contact.Type: ApplicationFiled: June 21, 2017Publication date: December 27, 2018Inventors: Tin Tin Wee, Trilochan Sahoo, Sunil Sukumarapillai, Arun Kumar Kodigenahalli Venkateswar
-
Patent number: 10114074Abstract: Circuits and methods for loopback testing are provided. A die incorporates a receiver (RX) to each transmitter (TX) as well as a TX to each RX. This architecture is applied to each bit so, e.g., a die that transmits or receives 32 data bits during operation would have 32 transceivers (one for each bit). Focusing on one of the transceivers, a loopback architecture includes a TX data path and an RX data path that are coupled to each other through an external contact, such as a via at the transceiver. The die further includes a transmit clock tree feeding the TX data path and a receive clock tree feeding the RX data path. The transmit clock tree feeds the receive clock tree through a conductive clock node that is exposed on a surface of the die. Some systems further include a variable delay in the clock path.Type: GrantFiled: April 17, 2018Date of Patent: October 30, 2018Assignee: QUALCOMM IncorporatedInventors: Alvin Leng Sun Loke, Thomas Clark Bryan, Reza Jalilizeinali, Tin Tin Wee, Stephen Robert Knol, Luverne Ray Peterson
-
Publication number: 20180231608Abstract: Circuits and methods for loopback testing are provided. A die incorporates a receiver (RX) to each transmitter (TX) as well as a TX to each RX. This architecture is applied to each bit so, e.g., a die that transmits or receives 32 data bits during operation would have 32 transceivers (one for each bit). Focusing on one of the transceivers, a loopback architecture includes a TX data path and an RX data path that are coupled to each other through an external contact, such as a via at the transceiver. The die further includes a transmit clock tree feeding the TX data path and a receive clock tree feeding the RX data path. The transmit clock tree feeds the receive clock tree through a conductive clock node that is exposed on a surface of the die. Some systems further include a variable delay in the clock path.Type: ApplicationFiled: April 17, 2018Publication date: August 16, 2018Inventors: Alvin Leng Sun Loke, Thomas Clark Bryan, Reza Jalilizeinali, Tin Tin Wee, Stephen Robert Knol, Luverne Ray Peterson
-
Patent number: 10044342Abstract: A die-to-die data transmitter is disclosed with a pull-up one-shot circuit and a pull-down one-shot circuit, each forming a delay circuit that determines a variable preemphasis period.Type: GrantFiled: June 9, 2016Date of Patent: August 7, 2018Assignee: QUALCOMM IncorporatedInventors: LuVerne Ray Peterson, Thomas Bryan, Tin Tin Wee
-
Patent number: 9984011Abstract: A multi-rank memory bus architecture is provided in which an active DRAM is unterminated and an inactive DRAM terminates to increase the data eye width at the active DRAM.Type: GrantFiled: December 2, 2016Date of Patent: May 29, 2018Assignee: QUALCOMM IncorporatedInventors: Tin Tin Wee, Thomas Bryan
-
Patent number: 9977078Abstract: Circuits and methods for loopback testing are provided. A die incorporates a receiver (RX) to each transmitter (TX) as well as a TX to each RX. This architecture is applied to each bit so, e.g., a die that transmits or receives 32 data bits during operation would have 32 transceivers (one for each bit). Focusing on one of the transceivers, a loopback architecture includes a TX data path and an RX data path that are coupled to each other through an external contact, such as a via at the transceiver. The die further includes a transmit clock tree feeding the TX data path and a receive clock tree feeding the RX data path. The transmit clock tree feeds the receive clock tree through a conductive clock node that is exposed on a surface of the die. Some systems further include a variable delay in the clock path.Type: GrantFiled: July 23, 2014Date of Patent: May 22, 2018Assignee: QUALCOMM IncorporatedInventors: Alvin Leng Sun Loke, Thomas Clark Bryan, Reza Jalilizeinali, Tin Tin Wee, Stephen Robert Knol, LuVerne Ray Peterson
-
Publication number: 20170359053Abstract: A die-to-die data transmitter is disclosed with a pull-up one-shot circuit and a pull-down one-shot circuit, each forming a delay circuit that determines a variable preemphasis period.Type: ApplicationFiled: June 9, 2016Publication date: December 14, 2017Inventors: LuVerne Ray Peterson, Thomas Bryan, Tin Tin Wee
-
Publication number: 20170351625Abstract: A multi-rank memory bus architecture is provided in which an active DRAM is unterminated and an inactive DRAM terminates to increase the data eye width at the active DRAM.Type: ApplicationFiled: December 2, 2016Publication date: December 7, 2017Inventors: Tin Tin Wee, Thomas Bryan
-
Patent number: 9767889Abstract: A die is provided having an unterminated endpoint that capacitively loads its input impedance with a capacitance from capacitor while acting as a receiving endpoint and that isolates its output impedance from the capacitance while acting as a transmitting endpoint.Type: GrantFiled: February 15, 2017Date of Patent: September 19, 2017Assignee: QUALCOMM IncorporatedInventors: Scott Powers, Thomas Bryan, Andrew Tohmc, Subrahmanya Pradeep Morusupalli, Tin Tin Wee, Kenneth Dubowski
-
Patent number: 9654090Abstract: Circuits for die-to-die clock distribution are provided. A system includes a transmit clock tree on a first die and a receive clock tree on a second die. The transmit clock tree and the receive clock tree are the same, or very nearly the same, so that the insertion delay for a given bit on the transmit clock tree is the same as an insertion delay for a bit corresponding to the given bit on the receive clock tree. While there may be clock skew from bit-to-bit within the same clock tree, corresponding bits on the different die experience the same clock insertion delays.Type: GrantFiled: April 25, 2016Date of Patent: May 16, 2017Assignee: QUALCOMM IncorporatedInventors: Thomas Clark Bryan, Alvin Leng Sun Loke, Stephen Knol, Gregory Francis Lynch, Tin Tin Wee, LuVerne Ray Peterson, Yue Li
-
Publication number: 20170134191Abstract: Methods, systems, and circuits for providing reception and capture of data using a mismatched impedance and an equalizer to save power are disclosed. A data receiver in communication with a transmission line, the data receiver having a termination impedance that is mismatched with respect to a characteristic impedance of the transmission line; and an equalizer in communication with the data receiver, the equalizer configured to receive a channel-transmitted data signal from the data receiver and to re-shape the signal to reduce distortion RC attenuation; wherein the circuit is configured to selectably operate in a first mode wherein the termination impedance is matched with respect to the characteristic impedance of the transmission line and a second mode wherein the termination impedance is mismatched with respect to the characteristic impedance of the transmission line and the signal is not recoverable but- for the equalizer.Type: ApplicationFiled: January 23, 2017Publication date: May 11, 2017Inventors: Mohammed Mizanur Rahman, Thomas Clark Bryan, Jacob Stephen Schneider, Luverne Ray Peterson, Tin Tin Wee, Alvin Leng Sun Loke
-
Patent number: 9614703Abstract: Methods, systems, and circuits for providing reception and capture of data using a mismatched impedance and an equalizer to save power are disclosed. A data receiver in communication with a transmission line, the data receiver having a termination impedance that is mismatched with respect to a characteristic impedance of the transmission line; and an equalizer in communication with the data receiver, the equalizer configured to receive a channel-transmitted data signal from the data receiver and to re-shape the signal to reduce distortion RC attenuation; wherein the circuit is configured to selectably operate in a first mode wherein the termination impedance is matched with respect to the characteristic impedance of the transmission line and a second mode wherein the termination impedance is mismatched with respect to the characteristic impedance of the transmission line and the signal is not recoverable but for the equalizer.Type: GrantFiled: September 11, 2015Date of Patent: April 4, 2017Assignee: QUALCOMM IncorporatedInventors: Mohammed Mizanur Rahman, Thomas Clark Bryan, Jacob Stephen Schneider, LuVerne Ray Peterson, Tin Tin Wee, Alvin Leng Sun Loke
-
Publication number: 20160308519Abstract: Circuits for die-to-die clock distribution are provided. A system includes a transmit clock tree on a first die and a receive clock tree on a second die. The transmit clock tree and the receive clock tree are the same, or very nearly the same, so that the insertion delay for a given bit on the transmit clock tree is the same as an insertion delay for a bit corresponding to the given bit on the receive clock tree. While there may be clock skew from bit-to-bit within the same clock tree, corresponding bits on the different die experience the same clock insertion delays.Type: ApplicationFiled: April 25, 2016Publication date: October 20, 2016Inventors: Thomas Clark Bryan, Alvin Leng Sun Loke, Stephen Knol, Gregory Francis Lynch, Tin Tin Wee, LuVerne Ray Peterson, Yue Li
-
Publication number: 20160294585Abstract: Methods, systems, and circuits for providing reception and capture of data using a mismatched impedance and an equalizer to save power are disclosed. A data receiver in communication with a transmission line, the data receiver having a termination impedance that is mismatched with respect to a characteristic impedance of the transmission line; and an equalizer in communication with the data receiver, the equalizer configured to receive a channel-transmitted data signal from the data receiver and to re-shape the signal to reduce distortion RC attenuation; wherein the circuit is configured to selectably operate in a first mode wherein the termination impedance is matched with respect to the characteristic impedance of the transmission line and a second mode wherein the termination impedance is mismatched with respect to the characteristic impedance of the transmission line and the signal is not recoverable but-for the equalizer.Type: ApplicationFiled: September 11, 2015Publication date: October 6, 2016Inventors: Mohammed Mizanur Rahman, Thomas Clark Bryan, Jacob Stephen Schneider, LuVerne Ray Peterson, Tin Tin Wee, Alvin Leng Sun Loke
-
Patent number: 9350339Abstract: Circuits for die-to-die clock distribution are provided. A system includes a transmit clock tree on a first die and a receive clock tree on a second die. The transmit clock tree and the receive clock tree are the same, or very nearly the same, so that the insertion delay for a given bit on the transmit clock tree is the same as an insertion delay for a bit corresponding to the given bit on the receive clock tree. While there may be clock skew from bit-to-bit within the same clock tree, corresponding bits on the different die experience the same clock insertion delays.Type: GrantFiled: July 18, 2014Date of Patent: May 24, 2016Assignee: QUALCOMM IncorporatedInventors: Thomas Clark Bryan, Alvin Leng Sun Loke, Stephen Knol, Gregory Francis Lynch, Tin Tin Wee, LuVerne Ray Peterson, Yue Li