Patents by Inventor Ting-Hwang Lin
Ting-Hwang Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5780315Abstract: An improved method for selecting etch endpoint when dry etching conductive material layers for use in semiconductor device circuits has been created. The more precise endpoint selection procedure produces metallization patterns which are free from residues (resulting from under-etching) and free from sidewall attack and/or pattern degradation (resulting from over-etching). The method avoids costly and time consuming pre-sorting of substrates according to product pattern density.Type: GrantFiled: March 13, 1997Date of Patent: July 14, 1998Assignee: Taiwan Semiconductor Manufacturing Company, LtdInventors: Ying-Chen Chao, Ting-Hwang Lin
-
Patent number: 5726497Abstract: A method of manufacture of a semiconductor device on a silicon semiconductor substrate comprises formation of a first stress layer on the semiconductor substrate, formation of an interconnect layer over the first stress layer, formation of a second stress layer on the interconnect layer, formation of an inter-metal dielectric (IMD) layer over the second stress layer, patterning and etching a via opening through the inter-metal dielectric layer and the second stress layer exposing a contact area on the surface of the metal interconnect layer, and heating the device at a temperature sufficient to squeeze the metal interconnect layer up into the via.Type: GrantFiled: April 3, 1996Date of Patent: March 10, 1998Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ying-Chen Chao, Ting-Hwang Lin, Jin-Yuan Lee
-
Patent number: 5646071Abstract: A method and apparatus for applying a liquid to the surface of semiconductor wafer are described. The wafer is rotated about an axis; perpendicular to its main surface. Liquid is dispensed onto the surface of the spinning wafer from at least two dispensing bottles. One of the dispensing bottles is positioned above the center of rotation while the others are located between it and the wafer's edge. The rate at which liquid emerges from each of the dispensing bottles is independently controlled for each bottle.Type: GrantFiled: January 19, 1995Date of Patent: July 8, 1997Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ting-Hwang Lin, Shih-Ming Wang, Li-Chum Chen
-
Patent number: 5541131Abstract: A method is described for fabricating a lightly doped drain MOSFET integrated circuit device which overcomes the polycide peeling problems. A pattern of gate electrode structures is formed upon a semiconductor substrate which each includes a gate oxide, a polysilicon layer and an amorphous refractory metal silicide. The resulting structure may be annealed in oxygen at this time to change the refractory metal silicide from it deposited amorphous phase into its crystalline phase. This causes the formation of a thin layer of silicon dioxide upon the exposed silicon substrate, the exposed polysilicon layer and the exposed metal silicide layer. A pattern of lightly doped regions in the substrate is formed by ion implantation using the polycide gate structures as the mask. A dielectric layer is blanket deposited over the surfaces and spacer structures formed by anisotropic etching.Type: GrantFiled: February 1, 1991Date of Patent: July 30, 1996Assignee: Taiwan Semiconductor Manufacturing Co.Inventors: Chue-San Yoo, Ting-Hwang Lin
-
Patent number: 5413940Abstract: Disclosed is a method of integrated circuit manufacture involving a method for optimizing the time needed to outgas a layer of spin-on-glass. A layer of spin-on-glass that was previously covered over may be exposed again as a result of subsequent processing. It is necessary to subject such a layer to an outgassing treatment by heating it in vacuum prior to the deposition of a metal film which could react with any ougassed material that was not already removed. To avoid having to heat the integrated circuit for any longer than is absolutely necessary during outgassing, the partial pressure of the outgassed material is monitored by means of a residual gas analyzer whose output is used to control the outgassing process.Type: GrantFiled: October 11, 1994Date of Patent: May 9, 1995Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chung-An Lin, Ting-Hwang Lin, Ying-Chen Chao
-
Patent number: 5393685Abstract: A method is described for fabricating a lightly doped drain MOSFET integrated circuit device which provides a peeling-free metal silicide gate electrode devices. The process uses annealing of the gate oxide, the polysilicon layer and the metal silicide layer using a rapid thermal annealing process at a temperature more than about 1000.degree. C. and for a time of between about 30 to 60 seconds. A pattern of lightly doped regions is formed in the substrate by ion implantation using the structures as the mask. A low temperature silicon dioxide layer is blanket deposited over the surfaces of the structure. The blanket layer is etched to form a dielectric spacer structure upon the sidewalls of each of the gate electrode structures and over the adjacent portions of the substrate, and to remove the silicon oxide layer from the top surfaces of metal silicide layer. Driving in the pattern of lightly doped regions is accomplished by rapid thermal annealing at a temperature of more than about 1000.degree. C.Type: GrantFiled: August 10, 1992Date of Patent: February 28, 1995Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chue-San Yoo, Ting-Hwang Lin
-
Patent number: 5385868Abstract: A method of manufacture of a semiconductor device on a silicon semiconductor substrate comprises formation of a first stress layer on the semiconductor substrate, formation of an interconnect layer over the first stress layer, formation of a second stress layer on the interconnect layer, formation of an inter-metal dielectric (IMD) layer over the second stress layer, patterning and etching a via opening through the inter-metal dielectric layer and the second stress layer exposing a contact area on the surface of the metal interconnect layer, and heating the device at a temperature sufficient to squeeze the metal interconnect layer up into the via.Type: GrantFiled: July 5, 1994Date of Patent: January 31, 1995Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ying-Chen Chao, Ting-Hwang Lin, Jin-Yuan Lee
-
Patent number: 5203957Abstract: The method for making a contact opening for an integrated circuit having a feature size of about one micrometer or less is accomplished by first providing an integrated circuit structure having device elements within a semiconductor substate and multilayer insulating layers thereover. A resist masking layer is formed over the multilayer insulating layer having openings therein in the areas where the contact openings are desired. Isotropic etching is done through a desired thickness portion of multilayer insulating layer. Anisotropic etching is now done through the remaining thickness of multilayer insulating layer to the semiconductor substrate to form the desired contact opening. The resist layer is removed. The structure is subjected to an Argon sputter etching ambient to smooth the sharp corners at the upper surface of multilayer layer and the point where the isotropic etching ended and the anisotropic etching began.Type: GrantFiled: June 12, 1991Date of Patent: April 20, 1993Assignee: Taiwan Semiconductor manufacturing CompanyInventors: Chue-San Yoo, Ting-Hwang Lin, Sui-Hei Kuo