Patents by Inventor Toan D. Tran
Toan D. Tran has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8686539Abstract: A shielded inductor in an integrated circuit includes conductive loops disposed on a deep-well noise shield for isolating a noise coupling between the conductive loops and the substrate of the integrated circuit. The deep-well noise shield includes a first well disposed within a second well that is disposed within the substrate of the integrated circuit. The second well includes a peripheral well, a deep-well layer, and slot wells. The peripheral well surrounds a periphery of the first well. The peripheral well and the deep-well layer are coupled together to provide two p-n junctions that separate the first well and the substrate. The slot wells are distributed inside the periphery of the first well. Each slot well and the deep-well layer are coupled together. Each slot well has a width and a length that is at least three times the width.Type: GrantFiled: October 15, 2010Date of Patent: April 1, 2014Assignee: Xilinx, Inc.Inventors: Vassili Kireev, Parag Upadhyaya, Toan D. Tran
-
Patent number: 8453092Abstract: An embodiment of a circuit is described that includes a first inductor comprising a first end and a second end, where the first end of the first inductor forms an input node of the circuit. The embodiment of the circuit further includes a second inductor comprising a first end and a second end, where the second end of the first inductor is coupled to the first end of the second inductor forming an output node of the circuit; a resistor coupled to the second end of the second inductor; and an electrostatic discharge structure coupled to the output node and configured to provide an amount of electrostatic discharge protection, where the amount of electrostatic discharge protection is based on a parasitic bridge capacitance and a load capacitance metric.Type: GrantFiled: April 6, 2012Date of Patent: May 28, 2013Assignee: Xilinx, Inc.Inventors: Vassili Kireev, James Karp, Toan D. Tran
-
Patent number: 8436642Abstract: An integrated circuit device includes an input/output (IO) pad, and a programmable termination capacitance circuit coupled to the IO pad, the programmable termination capacitance circuit comprising at least one compensation bank, wherein each of the at least one compensation bank includes a compensation capacitor coupled to a reference voltage through a compensation pass gate.Type: GrantFiled: August 23, 2011Date of Patent: May 7, 2013Assignee: XIlinx, Inc.Inventors: Vassili Kireev, Toan D. Tran
-
Patent number: 8395446Abstract: Method and apparatus for amplification in an IC are described. A dual mode isolation amplifier having two modes of operation is provided. In the first mode of operation for a resistor-loaded differential transconductance with additional gain, a first switch circuit is placed in a substantially nonconductive state for electrically decoupling from a first current source node and a second current source node. A second switch circuit is placed in a substantially conductive state for electrically coupling a capacitor thereof to the first current source node and the second current source node. At high frequencies, a first resistance associated with the capacitor coupled in parallel with a resistive load is substantially reduced. The resistive load is coupled between the first current source node and the second current source node. The first resistance is reduced by approximating a short circuit by the capacitor during high-frequency operation.Type: GrantFiled: January 22, 2010Date of Patent: March 12, 2013Assignee: Xilinx, Inc.Inventor: Toan D. Tran
-
Publication number: 20120188671Abstract: An embodiment of a circuit is described that includes a first inductor comprising a first end and a second end, where the first end of the first inductor forms an input node of the circuit. The embodiment of the circuit further includes a second inductor comprising a first end and a second end, where the second end of the first inductor is coupled to the first end of the second inductor forming an output node of the circuit; a resistor coupled to the second end of the second inductor; and an electrostatic discharge structure coupled to the output node and configured to provide an amount of electrostatic discharge protection, where the amount of electrostatic discharge protection is based on a parasitic bridge capacitance and a load capacitance metric.Type: ApplicationFiled: April 6, 2012Publication date: July 26, 2012Applicant: Xilinx, Inc.Inventors: Vassili Kireev, James Karp, Toan D. Tran
-
Patent number: 8217682Abstract: Embodiments of an integrated circuit driver, a method for operating integrated circuit driver, and predrivers are described. In one embodiment of the integrated circuit driver, a bias control circuit provides a bias signal for a first mode and a second mode. The bias signal has a first voltage level associated with operation in the first mode and a second voltage level associated with operation in the second mode. An output driver circuit receives the bias signal. In the first mode, the output driver circuit operates as a supply referenced driver, and in the second mode, the output driver circuit operates as a ground referenced driver.Type: GrantFiled: August 10, 2010Date of Patent: July 10, 2012Assignee: Xilinx, Inc.Inventors: Greg W. Starr, Toan D. Tran
-
Patent number: 8181140Abstract: A method of generating a circuit design comprising a T-coil network includes determining inductance for inductors and a parasitic bridge capacitance of the T-coil network. The parasitic bridge capacitance is compared with a load capacitance metric that depends upon parasitic capacitance of a load coupled to an output of the T-coil network. An amount of electrostatic discharge (ESD) protection of the circuit design that is coupled to the output of the T-coil network and/or a parameter of the inductors of the T-coil network is selectively adjusted according to the comparison. The circuit design, which can specify inductance of the inductors, the amount of ESD protection, and/or the width of windings of the inductors, is outputted.Type: GrantFiled: November 9, 2009Date of Patent: May 15, 2012Assignee: Xilinx, Inc.Inventors: Vassili Kireev, James Karp, Toan D. Tran
-
Publication number: 20110113401Abstract: A method of generating a circuit design comprising a T-coil network includes determining inductance for inductors and a parasitic bridge capacitance of the T-coil network. The parasitic bridge capacitance is compared with a load capacitance metric that depends upon parasitic capacitance of a load coupled to an output of the T-coil network. An amount of electrostatic discharge (ESD) protection of the circuit design that is coupled to the output of the T-coil network and/or a parameter of the inductors of the T-coil network is selectively adjusted according to the comparison. The circuit design, which can specify inductance of the inductors, the amount of ESD protection, and/or the width of windings of the inductors, is outputted.Type: ApplicationFiled: November 9, 2009Publication date: May 12, 2011Applicant: XILINX, INC.Inventors: Vassili Kireev, James Karp, Toan D. Tran
-
Patent number: 7872495Abstract: A unit cell for a programmable termination circuit in an integrated circuit and a method for programming such termination circuit are described. In an embodiment, such unit cells may have three n-type and three p-type transistors. A first transistor is coupled to receive a first float control signal. A second transistor is coupled to receive a second float control signal. The third and fourth transistors are coupled to receive a first termination voltage control signal. The fifth and sixth transistors are coupled to receive a second termination voltage control signal. The first float control signal and the second float control signal are a pair of complementary signals.Type: GrantFiled: January 28, 2010Date of Patent: January 18, 2011Assignee: Xilinx, Inc.Inventors: Toan D. Tran, Cheng H. Hsieh, Mark J. Marlett
-
Patent number: 7058070Abstract: A network switch port includes a cell memory, a queuing system, a data path controller and an output buffer. The data path controller stores incoming cells derived from network data transmissions in the cell memory. The queuing system generates the cell memory address of each stored cell when the cell is to be forwarded from the cell memory, and the data path controller appends the cell memory address of that cell to a linked list of addresses of cells to be forwarded from the memory. When the linked list is not empty, the data path controller forwards cells from the cell memory to the output buffer in the order that their cell memory addresses were appended to the linked list. The output buffer stores and then sequentially forwards the cells outward from the switch port to a receiving network component which store them in a cell buffer until it can forward them elsewhere.Type: GrantFiled: May 1, 2001Date of Patent: June 6, 2006Assignee: Integrated Device Technology, Inc.Inventors: Toan D. Tran, Robert J. Divivier
-
Publication number: 20040213251Abstract: A network switch port includes a cell memory, a queuing system, a data path controller and an output buffer. The data path controller stores incoming cells derived from network data transmissions in the cell memory. The queuing system generates the cell memory address of each stored cell when the cell is to be forwarded from the cell memory, and the data path controller appends the cell memory address of that cell to a linked list of addresses of cells to be forwarded from the memory. When the linked list is not empty, the data path controller forwards cells from the cell memory to the output buffer in the order that their cell memory addresses were appended to the linked list. The output buffer stores and then sequentially forwards the cells outward from the switch port to a receiving network component which store them in a cell buffer until it can forward them elsewhere.Type: ApplicationFiled: May 1, 2001Publication date: October 28, 2004Inventors: Toan D. Tran, Robert J. Divivier
-
Patent number: 6598132Abstract: A traffic manager for a network switch port includes a buffer memory and a buffer manager for writing incoming cells into the buffer memory and for thereafter reading the cells out of the buffer memory and forwarding them. The traffic manager also includes a queue manager for determining an order in which the buffer manager is to forward a set of cells stored in the buffer memory. The queue manager supplies the buffer manager with a sequence of pointers, each pointer referencing a separate cell of the set of cells, with the sequence of pointers being ordered to indicate an order in which the buffer manager is to forward the set of cells. After receiving the pointer sequence, the buffer manager changes the order of pointers in the pointer sequence to optimize a rate at which it can read the cells out of the buffer memory.Type: GrantFiled: July 18, 2001Date of Patent: July 22, 2003Assignee: Zettacom, Inc.Inventors: Toan D. Tran, Robert J. Divivier, Siyad Ma
-
Publication number: 20030084246Abstract: A traffic manager for a network switch port includes a buffer memory and a buffer manager for writing incoming cells into the buffer memory and for thereafter reading the cells out of the buffer memory and forwarding them. The traffic manager also includes a queue manager for determining an order in which the buffer manager is to forward a set of cells stored in the buffer memory. The queue manager supplies the buffer manager with a sequence of pointers, each pointer referencing a separate cell of the set of cells, with the sequence of pointers being ordered to indicate an order in which the buffer manager is to forward the set of cells. After receiving the pointer sequence, the buffer manager changes the order of pointers in the pointer sequence to optimize a rate at which it can read the cells out of the buffer memory.Type: ApplicationFiled: July 18, 2001Publication date: May 1, 2003Inventors: Toan D. Tran, Robert J. Divivier, Siyad Ma