Patents by Inventor Todd C. Weigandt
Todd C. Weigandt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8854133Abstract: An amplifier includes an amplifier section having selectable signal paths to provide discrete gain settings, and logic to incrementally select the signal paths. The logic may be configured to increment the gain in response to digital gain control signals or an analog gain control signal. Another amplifier has an input section with one or more input cells and an output section with one or more output cells. Either the input section or the output section includes at least two cells that may be selected to provide discrete gain settings. A loop amplifier is configured in a feedback arrangement with the input section. The input and output sections may have multiple selectable cells to provide coarse and fine gain steps. The gain of the loop amplifier may be coordinated with the gain of the input section to provide constant bandwidth operation.Type: GrantFiled: January 25, 2013Date of Patent: October 7, 2014Assignee: Analog Devices, Inc.Inventors: Barrie Gilbert, John Cowles, Todd C. Weigandt
-
Patent number: 8362836Abstract: An amplifier includes an amplifier section having selectable signal paths to provide discrete gain settings, and logic to incrementally select the signal paths. The logic may be configured to increment the gain in response to digital gain control signals or an analog gain control signal. Another amplifier has an input section with one or more input cells and an output section with one or more output cells. Either the input section or the output section includes at least two cells that may be selected to provide discrete gain settings. A loop amplifier is configured in a feedback arrangement with the input section. The input and output sections may have multiple selectable cells to provide coarse and fine gain steps. The gain of the loop amplifier may be coordinated with the gain of the input section to provide constant bandwidth operation.Type: GrantFiled: December 30, 2010Date of Patent: January 29, 2013Assignee: Analog Devices, Inc.Inventors: Barrie Gilbert, John Cowles, Todd C. Weigandt
-
Patent number: 8130035Abstract: A selectable gain amplifier includes two or more selectable gain stages, each gain stage having a first input coupled to receive an input signal, a second input, and an output. The amplifier further includes and two or more feedback paths coupled between the outputs and the second inputs of the selectable gain stages.Type: GrantFiled: June 12, 2009Date of Patent: March 6, 2012Assignee: Analog Devices, Inc.Inventors: Todd C. Weigandt, Barrie Gilbert
-
Patent number: 7990217Abstract: A variable gain amplifier includes an attenuator having a plurality of pairs of tap points, and a plurality of pairs of gm cells, wherein each pair of gm cells is coupled to a corresponding pair of the tap points, and each pair of gm cells is constructed and arranged to operate as a multi-tanh cell.Type: GrantFiled: January 14, 2009Date of Patent: August 2, 2011Assignee: Analog Devices, Inc.Inventors: Barrie Gilbert, Todd C. Weigandt, Eberhard Brunner
-
Publication number: 20110095823Abstract: An amplifier includes an amplifier section having selectable signal paths to provide discrete gain settings, and logic to incrementally select the signal paths. The logic may be configured to increment the gain in response to digital gain control signals or an analog gain control signal. Another amplifier has an input section with one or more input cells and an output section with one or more output cells. Either the input section or the output section includes at least two cells that may be selected to provide discrete gain settings. A loop amplifier is configured in a feedback arrangement with the input section. The input and output sections may have multiple selectable cells to provide coarse and fine gain steps. The gain of the loop amplifier may be coordinated with the gain of the input section to provide constant bandwidth operation.Type: ApplicationFiled: December 30, 2010Publication date: April 28, 2011Applicant: ANALOG DEVICES, INC.Inventors: Barrie Gilbert, John Cowles, Todd C. Weigandt
-
Patent number: 7880542Abstract: An amplifier includes an amplifier section having selectable signal paths to provide discrete gain settings, and logic to incrementally select the signal paths. The logic may be configured to increment the gain in response to digital gain control signals or an analog gain control signal. Another amplifier has an input section with one or more input cells and an output section with one or more output cells. Either the input section or the output section includes at least two cells that may be selected to provide discrete gain settings. A loop amplifier is configured in a feedback arrangement with the input section. The input and output sections may have multiple selectable cells to provide coarse and fine gain steps. The gain of the loop amplifier may be coordinated with the gain of the input section to provide constant bandwidth operation.Type: GrantFiled: March 24, 2008Date of Patent: February 1, 2011Assignee: Analog Devices, Inc.Inventors: Barrie Gilbert, John Cowles, Todd C. Weigandt
-
Publication number: 20100007418Abstract: A variable gain amplifier includes an attenuator having a plurality of pairs of tap points, and a plurality of pairs of gm cells, wherein each pair of gm cells is coupled to a corresponding pair of the tap points, and each pair of gm cells is constructed and arranged to operate as a multi-tanh cell.Type: ApplicationFiled: January 14, 2009Publication date: January 14, 2010Applicant: Analog Devices, Inc.Inventors: Barrie Gilbert, Todd C. Weigandt, Eberhard Brunner
-
Publication number: 20090302948Abstract: A selectable gain amplifier includes two or more selectable gain stages, each gain stage having a first input coupled to receive an input signal, a second input, and an output. The amplifier further includes and two or more feedback paths coupled between the outputs and the second inputs of the selectable gain stages.Type: ApplicationFiled: June 12, 2009Publication date: December 10, 2009Applicant: ANALOG DEVICES, INC.Inventors: Todd C. Weigandt, Barrie Gilbert
-
Patent number: 7495511Abstract: A variable gain amplifier includes an attenuator having a plurality of pairs of tap points, and a plurality of pairs of gm cells, wherein each pair of gm cells is coupled to a corresponding pair of the tap points, and each pair of gm cells is constructed and arranged to operate as a multi-tanh cell.Type: GrantFiled: August 21, 2007Date of Patent: February 24, 2009Assignee: Analog Devices, Inc.Inventors: Barrie Gilbert, Todd C. Weigandt, Eberhard Brunner
-
Patent number: 7088179Abstract: An amplifier has an input terminal to receive an input signal. The amplifier includes a first gain stage comprising a pair of input transistors and a second gain stage to drive an output stage. The output stage provides inverting and non-inverting differential output signals on inverting and non-inverting output nodes. The amplifier may also include a feedback signal electrically connected between the inverting and non-inverting output nodes to emitters of the input transistors through a resistor network.Type: GrantFiled: September 15, 2003Date of Patent: August 8, 2006Assignee: Analog Devices, Inc.Inventors: Barrie Gilbert, Todd C. Weigandt
-
Patent number: 5173694Abstract: A rate 2/5 (2,18,2) code especially suitable for use with a resonant coil overwrite technique for magneto-optical recording. Serial binary input data is converted to serial binary code data that satisfies a (2,18,2) constraint and is reconverted to the serial binary input data. An encoder receives two sequential input bits and a five-bit state vector derived from an immediately preceding encoding operation, and generates a five-bit codeword and a new five-bit state vector based on the two input bits and five-bit state vector. A decoder converts the binary code data into five-bit codewords, converts each five-bit codeword sequentially into a reassigned three-bit codeword representation, then collects sets of four adjacent three-bit codeword representations. Each reassigned codeword representation is converted to a two-bit output corresponding to a then current set of said four three-bit codeword representations, and successive two-bit outputs are reconverted into the serial binary data.Type: GrantFiled: March 19, 1992Date of Patent: December 22, 1992Assignee: International Business Machines CorporationInventors: Robert T. Lynch, Jr., Daniel Rugar, Todd C. Weigandt