Abstract: Pieces of working information on workloads, positions of the workloads, pieces of environmental information on cooling facilities, and positions of the cooling facilities are stored as arrangement information. The pieces of working information on the workloads are estimated, and allocation of tentative workloads is deduced for fear the pieces of working information may exceed the performances of a group of information processing devices. Tentative power consumptions and arrangement information resulting from the allocation of the tentative workloads, and tentative power consumptions and arrangement information necessary for the allocation of the tentative workloads are calculated. Tentative cooling powers required to control the cooling facilities are calculated. Allocation of the tentative workloads minimizing the sum total of the tentative power consumptions of the information processing devices and the tentative cooling powers of the cooling facilities is searched.

Abstract: An information processing system which determines an allowable temperature of intake air to an information processing apparatus based on information of a temperature of intake air to the information processing apparatus, information of a temperature of exhaust air of the information processing apparatus, information of a power consumption of the information processing apparatus, and information of an allowable temperature of exhaust air of the information processing apparatus to thereby save power of the information processing system.

Abstract: This invention is intended to reduce the hypervisor overhead. In the data processor disclosed herein, when a device driver calls for access to a control register to activate a process of a dedicated controlled peripheral device, the access is handled directly without intervention of processing by the hypervisor. When an interrupt is generated from a dedicated controlled peripheral device, a process is directly initiated by the device driver of the operating system governing the peripheral device without intervention of processing by the hypervisor. By implementing this manner of control in the processor, it becomes possible to carry out peripheral device control without intervention of processing by the hypervisor. Thereby, the hypervisor overhead is alleviated.

Abstract: The data processor can form a system including a combination of two or more operating systems running in parallel, which achieves a higher data transfer rate between operating systems and the increase in system performance without impairing the system reliability. In the system, data transfer between domains is performed in an enhanced access mode as well as an access mode in which an access from a domain manager having control of domains is handled as one from the domain manager. The enhanced access mode is arranged by enhancing, to a CPU scale, an access mode in which an access from the domain manager is treated as an access from a software program working on a domain, and the software program of domain manager transfers data between the domains.

Abstract: Pieces of working information on workloads, positions of the workloads, pieces of environmental information on cooling facilities, and positions of the cooling facilities are stored as arrangement information. The pieces of working information on the workloads are estimated, and allocation of tentative workloads is deduced for fear the pieces of working information may exceed the performances of a group of information processing devices. Tentative power consumptions and arrangement information resulting from the allocation of the tentative workloads, and tentative power consumptions and arrangement information necessary for the allocation of the tentative workloads are calculated. Tentative cooling powers required to control the cooling facilities are calculated. Allocation of the tentative workloads minimizing the sum total of the tentative power consumptions of the information processing devices and the tentative cooling powers of the cooling facilities is searched.

Abstract: When a plurality of OSs are mounted, it is desirable to efficiently use memory resources without affecting other OSs. Also, even if the OSs are different from each other, they are mounted on one system, and therefore, inter-OS communication is required. In this case, data communication without affecting other OSs is required. Accordingly, an information processor includes: a firmware for assigning a first central processing unit, a first operating system, and a first region being a partial region of a memory as a first domain, assigning a second central processing unit, a second operating system, and a second region being a partial region of the memory as a second domain, and controlling to disable an access of one domain to a region assigned for the other domain; and a middleware for controlling a communication when the data communication is required between the first domain and the second domain.

Abstract: This invention is intended to reduce the hypervisor overhead. In the data processor disclosed herein, when a device driver calls for access to a control register to activate a process of a dedicated controlled peripheral device, the access is handled directly without intervention of processing by the hypervisor. When an interrupt is generated from a dedicated controlled peripheral device, a process is directly initiated by the device driver of the operating system governing the peripheral device without intervention of processing by the hypervisor. By implementing this manner of control in the processor, it becomes possible to carry out peripheral device control without intervention of processing by the hypervisor. Thereby, the hypervisor overhead is alleviated.

Abstract: The data processor can form a system including a combination of two or more operating systems running in parallel, which achieves a higher data transfer rate between operating systems and the increase in system performance without impairing the system reliability. In the system, data transfer between domains is performed in an enhanced access mode as well as an access mode in which an access from a domain manager having control of domains is handled as one from the domain manager. The enhanced access mode is arranged by enhancing, to a CPU scale, an access mode in which an access from the domain manager is treated as an access from a software program working on a domain, and the software program of domain manager transfers data between the domains.

Abstract: A network topology management system includes information processing units, storage units, connection units that control connection switching between the information processing units and the storage units, a management unit that manages a network topology consisting of the information processing units, the storage units and the connection units, and an emulator connected to the connection units and to the management unit the network. The emulator comprises a conversion section that converts first equipment identification information that identifies the information processing units or the storage units into second equipment identification information that is recognizable by the management unit to identify the information processing units or the storage units, and a transmitting section that sends the second equipment identification information to the management unit. The management device has a control section that manages the network topology based on the second equipment identification information.

Abstract: A network topology management system includes information processing units, storage units, connection units that control connection switching between the information processing units and the storage units, a management unit that manages a network topology consisting of the information processing units, the storage units and the connection units, and an emulator connected to the connection units and to the management unit the network. The emulator comprises a conversion section that converts first equipment identification information that identifies the information processing units or the storage units into second equipment identification information that is recognizable by the management unit to identify the information processing units or the storage units, and a transmitting section that sends the second equipment identification information to the management unit. The management device has a control section that manages the network topology based on the second equipment identification information.

Abstract: A network topology management system includes information processing units, storage units, connection units that control connection switching between the information processing units and the storage units, a management unit that manages a network topology consisting of the information processing units, the storage units and the connection units, and an emulator connected to the connection units and to the management unit of the network. The emulator comprises a conversion section that converts first equipment identification information that identifies the information processing units or the storage units into second equipment identification information that is recognizable by the management unit to identify the information processing units or the storage units, and a transmitting section that sends the second equipment identification information to the management unit. The management device has a control section that manages the network topology based on the second equipment identification information.

Abstract: A digital broadcast receiving device comprises a receiving part for receiving a digital broadcast signal including first identifying information and a control part, and the control part compares the first identifying information included in the digital broadcast signal received at the receiving part and second information included in the digital broadcast receiving device, and limits or stops at least one of a plurality of functions included in the digital broadcast receiving device based on the comparison. That prevents the digital broadcast receiving device with a troubled software program being used as it is.

Abstract: A network topology management system includes information processing units, storage units, connection units that control connection switching between the information processing units and the storage units, a management unit that manages a network topology consisting of the information processing units, the storage units and the connection units, and an emulator connected to the connection units and to the management unit the network. The emulator comprises a conversion section that converts first equipment identification information that identifies the information processing units or the storage units into second equipment identification information that is recognizable by the management unit to identify the information processing units or the storage units, and a transmitting section that sends the second equipment identification information to the management unit. The management device has a control section that manages the network topology based on the second equipment identification information.

Abstract: In the case of constituting a processing unit having the characteristic of a VLIW type processing unit and the characteristic of a pipeline type processing unit, since reference to the result of operations is made among a plurality of processing units executing in parallel the operations, transfer of the register file is frequently generated among the processing units, resulting in insufficient effect of the high speed operations. In view of solving this problem, the predicate registers are provided and moreover a means for broadcasting the update data of the predicate register to all processing units is also provided. Thereby, operations for obtaining branching condition and numerical value can be realized in different processing units and the number of steps of the processing program can be reduced.

Abstract: Each processing unit 110a to 110d has an individual cache memory 100a to 100d. When the cache memories read an instruction from a main storage 5, an instruction field is distributed to the cache memories. Each cache memory is controlled by a common control circuit 20. A compiler operates to schedule the processes so as to focus the processes to be executed on a specific processing unit. According to the scheduled processes, the volumes of the cache memories 100a to 100d are specified according to each execution ratio of the corresponding processing units to the cache memories. In the foregoing arrangement, a processor provides the processing units controlled by a sole program counter and improves processing by improving the efficiency of the cache memory. Further, the processor improves the efficiency of the cache memory by deleting unnecessary codes.

Abstract: A unit for efficiently carrying out a comparison operation and making it possible to prevent a generation of a disturbance in a pipeline during a pipeline operation is provided. This unit includes a first storage unit for storing storage information on two data to be compared, kind of comparison operation and result of comparison operation respectively, a second storage unit for storing said two data, kind of comparison operation and result of comparison operation, an operating unit for carrying out a predetermined plurality of kinds of comparison operations for two data, a selecting unit for selecting any one of results of comparison operation, and a processing unit for carrying out a processing of a comparison operation.

Abstract: An object of the present invention is to provide a processor which can execute calculation between data of a data length larger than the data length of the register file at high speed without the cost of the hardware being increased so much and the first long register 12 and the second long register 13 having a bit width which is two times of the bit width of the register file and the long register update device 14 for updating the data of the second long register 13 partially are installed between the register file 2 and the pixel calculator 11. When the long register update pixel calculation instruction is stored in the instruction register 31, the long register update device 14 connects a part of the data of the second long register 13 and a part of data read from the register file 2 and sends them to the pixel calculator 11 and the second long register 13 via the selector 15.

Abstract: There is provided an instruction supply unit 20 for generating addresses for each instruction when an interrupt occurs, from an interrupted instruction until an instruction to be executed later by the number of instructions contained in a delay slot of the instruction an interrupt control unit 50 for storing each address thus generated, and an instruction executing unit 30 for successively reading out each of the stored addresses from the address of the interrupted address after the interrupt processing is completed. The instruction executing unit 30 executes a branch instruction to the address which is first read out. Thereafter, with respect to the addresses which are read out secondly and subsequently, if the address is the branch destination address of the branch instruction, the instruction executing unit 30 executes the branch instruction to the address, and if the address is not the branch destination address, it executes an NOP instruction.