Patents by Inventor Tokunori AKITA
Tokunori AKITA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8949062Abstract: Provided is a test module comprising a specified pattern detecting section that detects a specified pattern output in response to a specified test pattern from a device under test outputting output patterns in response to test patterns; a timing detecting section that detects a timing at which the specified pattern is detected; and a phase adjusting section that adjusts phases of the output patterns to match phases of expected value patterns, which are expected from the device under test as responses to the test patterns, based on the timing detected by the timing detecting section.Type: GrantFiled: December 8, 2010Date of Patent: February 3, 2015Assignee: Advantest CorporationInventor: Tokunori Akita
-
Patent number: 8756465Abstract: Provided is a test module that tests a device under test, comprising a pattern generating section that generates a test pattern supplied to the device under test and an expected value pattern corresponding to the test pattern, based on a pattern program; an output pattern acquiring section that acquires an output pattern output by the device under test in response to the test pattern; a comparing section that compares the output pattern output and the expected value pattern; a fail counter that counts the number of times the comparing section indicates a mismatch between the output pattern and the expected value pattern; and a control section that controls operation of the fail counter according to control instructions in the pattern program.Type: GrantFiled: January 27, 2011Date of Patent: June 17, 2014Assignee: Advantest CorporationInventor: Tokunori Akita
-
Patent number: 8433964Abstract: Provided is a test apparatus comprising a synchronization module that operates according to a reference clock and outputs a synchronization signal with a prescribed period, and a test module that operates according to a high-frequency clock with a frequency that is n times a frequency of the reference clock. The test module includes a period emulator that emulates the synchronization signal, a phase shifter that shifts a phase of the high-frequency clock by an amount equal to a result of (i) the product of n and the emulated synchronization phase data by (ii) a period of the reference clock, and a test period generating section that generates a test period pulse signal that transitions at an edge timing of the shifted high-frequency clock and test period phase data indicating a phase difference between the test period signal and an edge timing of the test period pulse signal.Type: GrantFiled: January 27, 2011Date of Patent: April 30, 2013Assignee: Advantest CorporationInventor: Tokunori Akita
-
Patent number: 8418011Abstract: There is provided a test module comprising a random number generator that generates a pseudo random pattern and includes a controller that generates a register selection signal based on a control instruction stored on an instruction memory, a plurality of polynomial configuration registers one of which is selected by the register selection signal, each polynomial configuration register having polynomial data stored therein, a plurality of initial value configuration registers one of which is selected by the register selection signal, each initial value configuration register having an initial value stored therein, and a random number generation shift register that loads the initial value from the selected one of the plurality of initial value configuration registers and sequentially generates the pseudo random pattern based on the polynomial data stored in the selected one of the plurality of polynomial configuration registers.Type: GrantFiled: February 25, 2011Date of Patent: April 9, 2013Assignee: Advantest CorporationInventors: Masaru Goishi, Tokunori Akita
-
Publication number: 20110276830Abstract: There is provided a test module comprising a random number generator that generates a pseudo random pattern and includes a controller that generates a register selection signal based on a control instruction stored on an instruction memory, a plurality of polynomial configuration registers one of which is selected by the register selection signal, each polynomial configuration register having polynomial data stored therein, a plurality of initial value configuration registers one of which is selected by the register selection signal, each initial value configuration register having an initial value stored therein, and a random number generation shift register that loads the initial value from the selected one of the plurality of initial value configuration registers and sequentially generates the pseudo random pattern based on the polynomial data stored in the selected one of the plurality of polynomial configuration registers.Type: ApplicationFiled: February 25, 2011Publication date: November 10, 2011Applicant: ADVANTEST CORPORATIONInventors: Masaru GOISHI, Tokunori AKITA
-
Publication number: 20110148492Abstract: Provided is a test apparatus comprising a synchronization module that operates according to a reference clock and outputs a synchronization signal with a prescribed period, and a test module that operates according to a high-frequency clock with a frequency that is n times a frequency of the reference clock. The test module includes a period emulator that emulates the synchronization signal, a phase shifter that shifts a phase of the high-frequency clock by an amount equal to a result of (i) the product of n and the emulated synchronization phase data by (ii) a period of the reference clock, and a test period generating section that generates a test period pulse signal that transitions at an edge timing of the shifted high-frequency clock and test period phase data indicating a phase difference between the test period signal and an edge timing of the test period pulse signal.Type: ApplicationFiled: January 27, 2011Publication date: June 23, 2011Applicant: ADVANTEST CORPORATIONInventor: Tokunori AKITA
-
Publication number: 20110145664Abstract: Provided is a test module that tests a device under test, comprising a pattern generating section that generates a test pattern supplied to the device under test and an expected value pattern corresponding to the test pattern, based on a pattern program; an output pattern acquiring section that acquires an output pattern output by the device under test in response to the test pattern; a comparing section that compares the output pattern output and the expected value pattern; a fail counter that counts the number of times the comparing section indicates a mismatch between the output pattern and the expected value pattern; and a control section that controls operation of the fail counter according to control instructions in the pattern program.Type: ApplicationFiled: January 27, 2011Publication date: June 16, 2011Applicant: ADVANTEST CORPORATIONInventor: Tokunori AKITA
-
Publication number: 20110137605Abstract: Provided is a test module comprising a specified pattern detecting section that detects a specified pattern output in response to a specified test pattern from a device under test outputting output patterns in response to test patterns; a timing detecting section that detects a timing at which the specified pattern is detected; and a phase adjusting section that adjusts phases of the output patterns to match phases of expected value patterns, which are expected from the device under test as responses to the test patterns, based on the timing detected by the timing detecting section.Type: ApplicationFiled: December 8, 2010Publication date: June 9, 2011Applicant: ADVANTEST CORPORATIONInventor: Tokunori AKITA