Abstract: The invention relates to a high-speed non-integer frequency divider circuit for use in generating frequencies in a communication device, comprising: at least four bi-stable memory devices each having an input terminal, a clock terminal and an output terminal for outputting an output signal.

Abstract: The disclosure relates to an oscillator for use in generating frequencies in a frequency synthesizer, comprising: a first inductor element forming a metal trace loop with at least one turn, and a first capacitive circuit arranged to form a first resonance circuit with the first inductor element and being connected to the first inductor element through at least one first connection terminal, wherein the first capacitive circuit comprises at least one capacitive element and an electrical components arrangement arranged to establish and maintain an oscillation.

Abstract: The invention relates to a high-speed non-integer frequency divider circuit for use in generating frequencies in a communication device, comprising: at least four bi-stable memory devices each having an input terminal, a clock terminal and an output terminal for outputting an output signal.

Abstract: The disclosure relates to an oscillator for use in generating frequencies in a frequency synthesizer, comprising: a first inductor element forming a metal trace loop with at least one turn, and a first capacitive circuit arranged to form a first resonance circuit with the first inductor element and being connected to the first inductor element through at least one first connection terminal, wherein the first capacitive circuit comprises at least one capacitive element and an electrical components arrangement arranged to establish and maintain an oscillation.

Abstract: A frequency generator comprising an oscillator that generates I and Q signals and a prescaler with a clock phase generator that uses the I and Q signals as input and can generate a predetermined number of phases, a switch bank with a number of switches corresponding to the number of phases that can be generated by the clock phase generator, and a clock select logic component. The prescaler comprises a state machine that can assume a predetermined number of states as output. The output state is input to the clock select logic component and determines which switch to use as output from the switch bank and as “clock” input to the state machine, with one of the outputs of the state machine being a signal fout with a desired frequency.