Patents by Inventor Tomer Tzvi Eliash
Tomer Tzvi Eliash has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11907583Abstract: Apparatus, methods, media and systems for multiple sets of trim parameters are described. A non-volatile memory device may comprise a first register, a second register, a multiplexer, a first set of I/O lines, each coupled to the first register and the multiplexer, each associated with a particular trim set among multiple trim sets stored in the first register, one or more second I/O lines, each coupled to the second register and the multiplexer. The multiplexer is configured to receive a control signal. The multiplexer is configured to output, based on the control signal, a particular trim set among the multiple trim sets to the second register using the one or more second I/O lines.Type: GrantFiled: June 7, 2022Date of Patent: February 20, 2024Assignee: Western Digital Technologies, Inc.Inventors: Tomer Tzvi Eliash, Asaf Gueta, Inon Cohen, Yuval Grossman
-
Publication number: 20240055060Abstract: Implementations described herein relate to detecting a memory write reliability risk without using a write verify operation. In some implementations, a memory device may perform a program operation that includes a single program pulse and that does not include a program verify operation immediately after the single program pulse. The memory device may set a flag value based on comparing a transition time and a transition time threshold. The transition time may be a time to transition from a first voltage to a second voltage during the program operation. The memory device may selectively perform a mitigation operation based on whether the flag value is set to a first value or a second value.Type: ApplicationFiled: August 15, 2022Publication date: February 15, 2024Inventors: Yu-Chung LIEN, Zhenming ZHOU, Tomer Tzvi ELIASH
-
Publication number: 20240028214Abstract: Methods, systems, and devices for error detection for programming single level cells of a memory system are described. The memory system may receive a write command for writing data to a block of memory cells and generate a write voltage to write the data to the block of memory cells. The memory system may compare the write voltage to a reference voltage and determine whether the write voltage satisfies a threshold tolerance associated with the reference voltage. The memory system may generate signaling indicating an error associated with writing the data to the block of memory cells, based on determining that the write voltage does not satisfy the threshold tolerance.Type: ApplicationFiled: July 22, 2022Publication date: January 25, 2024Inventors: Tomer Tzvi Eliash, Yu-Chung Lien
-
Patent number: 11705191Abstract: Exemplary methods and apparatus are provided for implementing a deep learning accelerator (DLA) or other neural network components within the die of a non-volatile memory (NVM) apparatus using, for example, under-the-array circuit components within the die. Some aspects disclosed herein relate to configuring the under-the-array components to implement feedforward DLA operations. Other aspects relate to backpropagation operations. Still other aspects relate to using an NAND-based on-chip copy with update function to facilitate updating synaptic weights of a neural network stored on a die. Other aspects disclosed herein relate to configuring a solid state device (SSD) controller for use with the NVM. In some aspects, the SSD controller includes flash translation layer (FTL) tables configured specifically for use with neural network data stored in the NVM.Type: GrantFiled: August 18, 2021Date of Patent: July 18, 2023Assignee: Western Digital Technologies, Inc.Inventors: Rami Rom, Ofir Pele, Alexander Bazarsky, Tomer Tzvi Eliash, Ran Zamir, Karin Inbar
-
Patent number: 11619984Abstract: Disclosed are systems and methods for efficient power management for storage devices. A method includes receiving a request to transition a flash memory to a first stand-by mode, wherein the flash memory comprises a plurality of dies. The method also includes causing one or more guard dies of the plurality of dies to transition to the first stand-by mode while causing one or more other dies of the plurality of dies to transition to a second stand-by mode, wherein the second stand-by mode is configured to consume less power than the first stand-by mode. The method also includes receiving an input/output (I/O) request for the flash memory. The method also includes causing the I/O request to be performed on the one or more guard dies that are in the first stand-by mode but not in the second stand-by mode.Type: GrantFiled: July 23, 2020Date of Patent: April 4, 2023Assignee: Western Digital Technologies, Inc.Inventors: Alexander Bazarsky, Tomer Tzvi Eliash, Yuval Grossman
-
Patent number: 11593198Abstract: Systems and methods for storing data are described. A system can comprise a controller, one or more physical non-volatile memory devices, a bus comprising a plurality of input/output (I/O) lines. The controller configured to receive data, encode the received data into a codeword, and transfer, in parallel, different portions of the codeword to different physical non-volatile memory devices among the plurality of physical non-volatile memory devices.Type: GrantFiled: November 17, 2021Date of Patent: February 28, 2023Assignee: Western Digital Technologies, Inc.Inventors: Shemmer Choresh, Tomer Tzvi Eliash
-
Publication number: 20220300211Abstract: Apparatus, methods, media and systems for multiple sets of trim parameters are described. A non-volatile memory device may comprise a first register, a second register, a multiplexer, a first set of I/O lines, each coupled to the first register and the multiplexer, each associated with a particular trim set among multiple trim sets stored in the first register, one or more second I/O lines, each coupled to the second register and the multiplexer. The multiplexer is configured to receive a control signal. The multiplexer is configured to output, based on the control signal, a particular trim set among the multiple trim sets to the second register using the one or more second I/O lines.Type: ApplicationFiled: June 7, 2022Publication date: September 22, 2022Applicant: Western Digital Technologies, Inc.Inventors: Tomer Tzvi ELIASH, Asaf GUETA, Inon COHEN, Yuval GROSSMAN
-
Patent number: 11442635Abstract: Apparatus, media, methods, and systems for data storage systems and methods for optimized scheduling of background management operations. A data storage system may comprise a controller. The controller is configured to determine a timeout value of an adaptive timeout parameter of the data storage system. The controller is configured to determine whether a first host operation is received. The controller is configured to, when the first host operation is not received, determine whether the timeout value satisfies a threshold value. The controller is configured to, when the timeout value satisfies the threshold value, cause one or more background management operations to be executed at the data storage system.Type: GrantFiled: January 10, 2019Date of Patent: September 13, 2022Assignee: Western Digital Technologies, Inc.Inventors: Tomer Tzvi Eliash, Alexander Bazarsky, Yuval Grossman
-
Patent number: 11416175Abstract: Apparatus, methods, media and systems for multiple sets of trim parameters are described. A non-volatile memory device may comprise a first register, a second register, a multiplexer, a first set of I/O lines, each coupled to the first register and the multiplexer, each associated with a particular trim set among multiple trim sets stored in the first register, one or more second I/O lines, each coupled to the second register and the multiplexer. The multiplexer is configured to receive a control signal. The multiplexer is configured to output, based on the control signal, a particular trim set among the multiple trim sets to the second register using the one or more second I/O lines.Type: GrantFiled: June 16, 2020Date of Patent: August 16, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Tomer Tzvi Eliash, Asaf Gueta, Inon Cohen, Yuval Grossman
-
Patent number: 11288011Abstract: Methods and apparatus for use with non-volatile memory (NVM) arrays having single-level cell (SLC) layers and multi-level cell (MLC) layers, such as triple-level cell (TLC) layers, provide for a coupled SLC/MLC write operation where SLC write protection is combined into a MLC write flow. In an illustrative example, data is written concurrently to SLC and TLC. The SLC data provides a backup for the TLC data in the event the TLC data is defective. The TLC data is verified using, for example, write verification. If the data is successfully verified, the SLC block can be erased or otherwise overwritten with new data. If not, the SLC block can be used to recover the data for storage in a different TLC block. The coupled SLC/MLC write operation may be performed in conjunction with a quick pass write (QPW).Type: GrantFiled: March 26, 2020Date of Patent: March 29, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Tomer Tzvi Eliash, Alexander Bazarsky
-
Publication number: 20220075685Abstract: Systems and methods for storing data are described. A system can comprise a controller, one or more physical non-volatile memory devices, a bus comprising a plurality of input/output (I/O) lines. The controller configured to receive data, encode the received data into a codeword, and transfer, in parallel, different portions of the codeword to different physical non-volatile memory devices among the plurality of physical non-volatile memory devices.Type: ApplicationFiled: November 17, 2021Publication date: March 10, 2022Inventors: Shemmer CHORESH, Tomer Tzvi ELIASH
-
Publication number: 20220011967Abstract: A method, device, and system for improving read performance in frequently changing device temperature conditions through detecting thermal region tags and thermal region outliers in a memory device. A plurality of thermal regions may be configured for the memory device. A first temperature may be measured corresponding to opening a storage block of the memory device for programming. A second temperature may then be measured corresponding to closing the storage block for programming. A range between the first temperature and the second temperature may be determined. The range may span N?2 of the thermal regions. Finally, the storage block may be assigned to a thermal region that includes the second temperature, on condition that N satisfies a threshold.Type: ApplicationFiled: July 8, 2020Publication date: January 13, 2022Applicant: Western Digital Technologies, Inc.Inventors: Evgeny Mekhanik, Tomer Tzvi Eliash, Barak Goldberg
-
Patent number: 11210031Abstract: A method, device, and system for improving read performance in frequently changing device temperature conditions through detecting thermal region tags and thermal region outliers in a memory device. A plurality of thermal regions may be configured for the memory device. A first temperature may be measured corresponding to opening a storage block of the memory device for programming. A second temperature may then be measured corresponding to closing the storage block for programming. A range between the first temperature and the second temperature may be determined. The range may span N?2 of the thermal regions. Finally, the storage block may be assigned to a thermal region that includes the second temperature, on condition that N satisfies a threshold.Type: GrantFiled: July 8, 2020Date of Patent: December 28, 2021Assignee: Western Digital Technologies, Inc.Inventors: Evgeny Mekhanik, Tomer Tzvi Eliash, Barak Goldberg
-
Patent number: 11210164Abstract: Systems and methods for storing data are described. A system can comprise a controller, one or more physical non-volatile memory devices, a bus comprising a plurality of input/output (I/O) lines. The controller configured to receive data, encode the received data into a codeword, and transfer, in parallel, different portions of the codeword to different physical non-volatile memory devices among the plurality of physical non-volatile memory devices.Type: GrantFiled: June 18, 2020Date of Patent: December 28, 2021Assignee: Western Digital Technologies, Inc.Inventors: Shemmer Choresh, Tomer Tzvi Eliash
-
Publication number: 20210375358Abstract: Exemplary methods and apparatus are provided for implementing a deep learning accelerator (DLA) or other neural network components within the die of a non-volatile memory (NVM) apparatus using, for example, under-the-array circuit components within the die. Some aspects disclosed herein relate to configuring the under-the-array components to implement feedforward DLA operations. Other aspects relate to backpropagation operations. Still other aspects relate to using an NAND-based on-chip copy with update function to facilitate updating synaptic weights of a neural network stored on a die. Other aspects disclosed herein relate to configuring a solid state device (SSD) controller for use with the NVM. In some aspects, the SSD controller includes flash translation layer (FTL) tables configured specifically for use with neural network data stored in the NVM.Type: ApplicationFiled: August 18, 2021Publication date: December 2, 2021Inventors: Rami Rom, Ofir Pele, Alexander Bazarsky, Tomer Tzvi Eliash, Ran Zamir, Karin Inbar
-
Publication number: 20210303203Abstract: Methods and apparatus for use with non-volatile memory (NVM) arrays having single-level cell (SLC) layers and multi-level cell (MLC) layers, such as triple-level cell (TLC) layers, provide for a coupled SLC/MLC write operation where SLC write protection is combined into a MLC write flow. In an illustrative example, data is written concurrently to SLC and TLC. The SLC data provides a backup for the TLC data in the event the TLC data is defective. The TLC data is verified using, for example, write verification. If the data is successfully verified, the SLC block can be erased or otherwise overwritten with new data. If not, the SLC block can be used to recover the data for storage in a different TLC block. The coupled SLC/MLC write operation may be performed in conjunction with a quick pass write (QPW).Type: ApplicationFiled: March 26, 2020Publication date: September 30, 2021Inventors: Tomer Tzvi Eliash, Alexander Bazarsky
-
Patent number: 11133059Abstract: Exemplary methods and apparatus are provided for implementing a deep learning accelerator (DLA) or other neural network components within the die of a non-volatile memory (NVM) apparatus using, for example, under-the-array circuit components within the die. Some aspects disclosed herein relate to configuring the under-the-array components to implement feedforward DLA operations. Other aspects relate to backpropagation operations. Still other aspects relate to using an NAND-based on-chip copy with update function to facilitate updating synaptic weights of a neural network stored on a die. Other aspects disclosed herein relate to configuring a solid state device (SSD) controller for use with the NVM. In some aspects, the SSD controller includes flash translation layer (FTL) tables configured specifically for use with neural network data stored in the NVM.Type: GrantFiled: December 6, 2018Date of Patent: September 28, 2021Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Rami Rom, Ofir Pele, Alexander Bazarsky, Tomer Tzvi Eliash, Ran Zamir, Karin Inbar
-
Patent number: 10997080Abstract: In a method for address table cache management, a first logical address associated with a first read command may be received. The first logical address may be associated with a first segment of an address mapping table. A second logical address associated with a second read command may then be received. The second logical address may be associated with a second segment of the address mapping table. A correlation metric associating the first segment to the second segment may be increased in response to receiving the first logical address before the second logical address. The first logical address and second logical address may each map to a physical address within the address mapping table, and a mapping table cache may be configured to store two or more segments. The mapping table cache may then be managed based on the correlation metric.Type: GrantFiled: February 11, 2020Date of Patent: May 4, 2021Assignee: Western Digital Technologies, Inc.Inventors: Tomer Tzvi Eliash, Alex Bazarsky, Ariel Navon, Eran Sharon
-
Publication number: 20200356157Abstract: Disclosed are systems and methods for efficient power management for storage devices. A method includes receiving a request to transition a flash memory to a first stand-by mode, wherein the flash memory comprises a plurality of dies. The method also includes causing one or more guard dies of the plurality of dies to transition to the first stand-by mode while causing one or more other dies of the plurality of dies to transition to a second stand-by mode, wherein the second stand-by mode is configured to consume less power than the first stand-by mode. The method also includes receiving an input/output (I/O) request for the flash memory. The method also includes causing the I/O request to be performed on the one or more guard dies that are in the first stand-by mode but not in the second stand-by mode.Type: ApplicationFiled: July 23, 2020Publication date: November 12, 2020Inventors: Alexander BAZARSKY, Tomer Tzvi ELIASH, Yuval GROSSMAN
-
Publication number: 20200319963Abstract: Systems and methods for storing data are described. A system can comprise a controller, one or more physical non-volatile memory devices, a bus comprising a plurality of input/output (I/O) lines. The controller configured to receive data, encode the received data into a codeword, and transfer, in parallel, different portions of the codeword to different physical non-volatile memory devices among the plurality of physical non-volatile memory devices.Type: ApplicationFiled: June 18, 2020Publication date: October 8, 2020Inventors: Shemmer CHORESH, Tomer Tzvi ELIASH