Patents by Inventor Tomonari Oota
Tomonari Oota has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11735655Abstract: In a first vertical field-effect transistor in which first source regions and first connectors each of which electrically connects a first body region and a first source electrode are alternately and periodically disposed in a first direction (Y direction) in which a first trench extends, a ratio of LS [?m] to LB [?m] is at least 1/7 and at most 1/3, where LS denotes a length of one of the first source regions in the first direction, and LB denotes a length of one of the first connectors in the first direction, and LB??0.024×(VGS)2+0.633×VGS?0.721 is satisfied for a voltage VGS [V] of a specification value of a semiconductor device, the voltage VGS being applied to a first gate conductor with reference to an electric potential of the first source electrode.Type: GrantFiled: February 27, 2023Date of Patent: August 22, 2023Assignee: NUVOTON TECHNOLOGY CORPORATION JAPANInventors: Tomonari Oota, Masahide Taguchi, Yusuke Nakayama, Hironao Nakamura
-
Publication number: 20230223471Abstract: In a first vertical field-effect transistor in which first source regions and first connectors each of which electrically connects a first body region and a first source electrode are alternately and periodically disposed in a first direction (Y direction) in which a first trench extends, a ratio of LS [?m] to LB [?m] is at least 1/7 and at most 1/3, where LS denotes a length of one of the first source regions in the first direction, and LB denotes a length of one of the first connectors in the first direction, and LB??0.024×(VGS)2+0.633×VGS?0.721 is satisfied for a voltage VGS [V] of a specification value of a semiconductor device, the voltage VGS being applied to a first gate conductor with reference to an electric potential of the first source electrode.Type: ApplicationFiled: February 27, 2023Publication date: July 13, 2023Inventors: Tomonari OOTA, Masahide TAGUCHI, Yusuke NAKAYAMA, Hironao NAKAMURA
-
Patent number: 11069783Abstract: A semiconductor device includes a semiconductor substrate including a first conductivity-type impurity, a low-concentration impurity layer including a first conductivity-type impurity having a concentration lower than a concentration of the first conductivity-type impurity in the semiconductor substrate, a backside electrode including a metal material, and first and second transistors in the low-concentration impurity layer. The first transistor includes a first source electrode and a first gate electrode on a surface of the low-concentration impurity layer, the second transistor includes a second source electrode and a second gate electrode on the surface of the low-concentration impurity layer. The semiconductor substrate serves as a common drain region of the transistors.Type: GrantFiled: October 20, 2020Date of Patent: July 20, 2021Assignee: NUVOTON TECHNOLOGY CORPORATION JAPANInventors: Eiji Yasuda, Toshikazu Imai, Ryosuke Okawa, Takeshi Imamura, Mitsuaki Sakamoto, Kazuma Yoshida, Masaaki Hirako, Yasuyuki Masumoto, Shigetoshi Sota, Tomonari Oota
-
Patent number: 11056563Abstract: A semiconductor device includes a semiconductor substrate including a first conductivity-type impurity, a low-concentration impurity layer including a first conductivity-type impurity having a concentration lower than a concentration of the first conductivity-type impurity in the semiconductor substrate, a backside electrode including a metal material, and first and second transistors in the low-concentration impurity layer. The first transistor includes a first source electrode and a first gate electrode on a surface of the low-concentration impurity layer, the second transistor includes a second source electrode and a second gate electrode on the surface of the low-concentration impurity layer. The semiconductor substrate serves as a common drain region of the transistors.Type: GrantFiled: October 20, 2020Date of Patent: July 6, 2021Assignee: NUVOTON TECHNOLOGY CORPORATION JAPANInventors: Eiji Yasuda, Toshikazu Imai, Ryosuke Okawa, Takeshi Imamura, Mitsuaki Sakamoto, Kazuma Yoshida, Masaaki Hirako, Yasuyuki Masumoto, Shigetoshi Sota, Tomonari Oota
-
Publication number: 20210036114Abstract: A semiconductor device includes a semiconductor substrate including a first conductivity-type impurity, a low-concentration impurity layer including a first conductivity-type impurity having a concentration lower than a concentration of the first conductivity-type impurity in the semiconductor substrate, a backside electrode including a metal material, and first and second transistors in the low-concentration impurity layer. The first transistor includes a first source electrode and a first gate electrode on a surface of the low-concentration impurity layer, the second transistor includes a second source electrode and a second gate electrode on the surface of the low-concentration impurity layer. The semiconductor substrate serves as a common drain region of the transistors.Type: ApplicationFiled: October 20, 2020Publication date: February 4, 2021Inventors: Eiji YASUDA, Toshikazu IMAI, Ryosuke OKAWA, Takeshi IMAMURA, Mitsuaki SAKAMOTO, Kazuma YOSHIDA, Masaaki HIRAKO, Yasuyuki MASUMOTO, Shigetoshi SOTA, Tomonari OOTA
-
Publication number: 20210036113Abstract: A semiconductor device includes a semiconductor substrate including a first conductivity-type impurity, a low-concentration impurity layer including a first conductivity-type impurity having a concentration lower than a concentration of the first conductivity-type impurity in the semiconductor substrate, a backside electrode including a metal material, and first and second transistors in the low-concentration impurity layer. The first transistor includes a first source electrode and a first gate electrode on a surface of the low-concentration impurity layer, the second transistor includes a second source electrode and a second gate electrode on the surface of the low-concentration impurity layer. The semiconductor substrate serves as a common drain region of the transistors.Type: ApplicationFiled: October 20, 2020Publication date: February 4, 2021Inventors: Eiji YASUDA, Toshikazu IMAI, Ryosuke OKAWA, Takeshi IMAMURA, Mitsuaki SAKAMOTO, Kazuma YOSHIDA, Masaaki HIRAKO, Yasuyuki MASUMOTO, Shigetoshi SOTA, Tomonari OOTA
-
Publication number: 20190157403Abstract: A semiconductor device includes a semiconductor substrate including a first conductivity-type impurity, a low-concentration impurity layer including a first conductivity-type impurity having a concentration lower than a concentration of the first conductivity-type impurity in the semiconductor substrate, a backside electrode including a metal material, and first and second transistors in the low-concentration impurity layer. The first transistor includes a first source electrode and a first gate electrode on a surface of the low-concentration impurity layer, the second transistor includes a second source electrode and a second gate electrode on the surface of the low-concentration impurity layer. The semiconductor substrate serves as a common drain region of the transistors.Type: ApplicationFiled: January 29, 2019Publication date: May 23, 2019Inventors: Eiji Yasuda, Toshikazu Imai, Ryosuke Okawa, Takeshi Imamura, Mitsuaki Sakamoto, Kazuma Yoshida, Masaaki Hirako, Yasuyuki Masumoto, Shigetoshi Sota, Tomonari Oota
-
Patent number: 8587053Abstract: A shape of an upper edge of a trench is realized as an upwardly-open tapered surface T2, thereby reducing contact resistance without involvement of an increase in pitch for trench formation. Specifically, the trench has the tapered surface along the edge of an opening. A contact surface between a source region and a source electrode filled on the tapered surface makes up a source-contact region.Type: GrantFiled: June 24, 2011Date of Patent: November 19, 2013Assignee: Panasonic CorporationInventor: Tomonari Oota
-
Publication number: 20120007178Abstract: A semiconductor device having trench gates in element regions R1 formed in a semiconductor substrate. Second trenches T2 having the same depth as that of first trenches T1 making up the trench gates are provided along a marginal area of the semiconductor substrate.Type: ApplicationFiled: February 9, 2010Publication date: January 12, 2012Applicant: Panasonic CorporationInventor: Tomonari Oota
-
Publication number: 20110316074Abstract: A shape of an upper edge of a trench is realized as an upwardly-open tapered surface T2, thereby reducing contact resistance without involvement of an increase in pitch for trench formation. Specifically, the trench has the tapered surface along the edge of an opening. A contact surface between a source region and a source electrode filled on the tapered surface makes up a source-contact region.Type: ApplicationFiled: June 24, 2011Publication date: December 29, 2011Inventor: Tomonari OOTA
-
Publication number: 20110233660Abstract: A downwardly convex bowed shape is given to an upper edge Tw2 of each of trenches, whereby contact resistance is reduced without involvement of an increase in pitch at which trenches are to be formed. Specifically, each of the trenches includes a bowed surface Tw2 whose opening edge is outwardly convex when viewed in cross section and a source contact region that is formed between a source electrode filled along the bowed surface Tw2 and a source region formed along the bowed surface Tw2.Type: ApplicationFiled: March 8, 2011Publication date: September 29, 2011Applicant: PANASONIC CORPORATIONInventor: Tomonari OOTA
-
Patent number: 7816741Abstract: The semiconductor device of the present invention has a body layer of a P-type impurity region formed on an N? layer of an N-type impurity region. A plurality of trenches is formed through the body layer from the main surface thereof. A gate insulating film and a gate electrode are formed in each trench. A contact layer of a P-type impurity region and an emitter layer of an N-type impurity region are formed on the main surface of the body layer. A plurality of floating ring layers of P-type impurity regions is formed on the main surface of the N? layer, being spaced apart from the body layer. A well layer of an N-type impurity region is formed between the body layer and N? layer in an area contained in the body layer in plane view.Type: GrantFiled: April 17, 2008Date of Patent: October 19, 2010Assignee: Panasonic CorporationInventors: Masaaki Noda, Tomonari Oota
-
Publication number: 20080265359Abstract: A semiconductor device in the present invention is provided with a cathode layer of an N-type impurity region and an anode layer of a P-type impurity region formed on the cathode layer. A plurality of floating ring layers of the P-type impurity regions which is electrically floating is provided spaced apart from the anode layer on the main surface of the cathode layer. Then, well layers of the N-type impurity regions containing floating ring layers are provided. For example, each well layer can individually be provided to the floating ring layer. In this case, each floating ring layer may be spaced apart or overlapped one another. Accordingly, a semiconductor device serves to downsize a chip without changing a property of on-resistance or a breakdown voltage.Type: ApplicationFiled: April 16, 2008Publication date: October 30, 2008Inventors: Masaaki Noda, Tomonari Oota
-
Publication number: 20080265276Abstract: The semiconductor device of the present invention has a body layer of a P-type impurity region formed on an N? layer of an N-type impurity region. A plurality of trenches is formed through the body layer from the main surface thereof. A gate insulating film and a gate electrode are formed in each trench. A contact layer of a P-type impurity region and an emitter layer of an N-type impurity region are formed on the main surface of the body layer. A plurality of floating ring layers of P-type impurity regions is formed on the main surface of the N? layer, being spaced apart from the body layer. A well layer of an N-type impurity region is formed between the body layer and N? layer in an area contained in the body layer in plane view.Type: ApplicationFiled: April 17, 2008Publication date: October 30, 2008Inventors: Masaaki Noda, Tomonari Oota
-
Publication number: 20070194350Abstract: A semiconductor device includes the following: a well layer formed in the surface region of a silicon layer; a source layer formed in the surface region of the well layer; a high-concentration well layer formed in the well layer so that its depth from the surface of the silicon layer is shallower than the well layer and deeper than the source layer; a gate electrode formed linearly across the silicon layer, the well layer, and the source layer; a first contact region connected electrically to the source layer; second contact regions arranged at predetermined intervals in the direction parallel to the gate electrode within the first contact region and connected electrically to the high-concentration well layer; and a source electrode connected electrically to the first and second contact regions. The source electrode is connected to either the first contact region or the second contact region in any cross section perpendicular to the longitudinal direction of the gate electrode.Type: ApplicationFiled: September 14, 2006Publication date: August 23, 2007Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Yasuo HIROOKA, Shingo HASHIZUME, Michiya OHTSUJI, Tomonari OOTA