Patents by Inventor Tomonori Yonezawa
Tomonori Yonezawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7577557Abstract: A simulator operable to simulate behaviors of a processor using software is provided. The simulator includes a command input unit, a memory element, a register element, a control element, a resource information storage unit, and a resource access-analyzing unit. The command input unit is operable to analyze/process entered commands. The memory element is operable to store executive instructions issued by the processor and data treated by the processor. The register element is operable to contain data for use in calculation. The control element is operable to access the memory element and register element in accordance with the executive instructions. The resource information storage unit is operable to contain specified resource information and a piece of read/write information for each piece of the resource information.Type: GrantFiled: October 21, 2004Date of Patent: August 18, 2009Assignee: Panasonic CorporationInventors: Takahiro Kondo, Tsuyoshi Nakamura, Maiko Taruki, Tomonori Yonezawa
-
Patent number: 7062633Abstract: It is decided whether a first source data from the memory 101 is a data which is to be subjected to arithmetic or not by a state flag detection means 150, the result of the decision is retained as a state flag, and it is decided by a condition decision means 109 whether or not the state flag satisfies a condition for performing the arithmetic. A control means 110 controls whether an ALU 100 should perform the arithmetic or not on the basis of the condition satisfaction/dissatisfaction information.Type: GrantFiled: December 15, 1999Date of Patent: June 13, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mana Hamada, Shunichi Kuromaru, Tomonori Yonezawa, Tsuyoshi Nakamura
-
Patent number: 7006153Abstract: An image composition apparatus includes a composition processing unit comprising a composition position determination unit for receiving a shape signal and an image signal which are outputted from an image decoding unit, and determining a composition position of an object as a foreground image; a shape boundary determination unit for determining the shape and boundary of the object; an arbitrary-shaped frame generation unit for generating an outline or frame of the object on the basis of information relating to the shape and boundary of the object; and a pixel composition unit for compositing a target pixel (pixel to be processed) of the object or an arbitrary-shaped frame pixel that is generated by the arbitrary-shaped frame generation unit 4c, with the corresponding pixel in the background image. Therefore, a composite image, in which an outline or an arbitrary-shaped shape is added to an arbitrary-shaped object, can be generated.Type: GrantFiled: August 30, 2002Date of Patent: February 28, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroki Ohtsuki, Tomonori Yonezawa, Satoshi Kajita, Ryuji Fuchikami
-
Publication number: 20050091028Abstract: A simulator operable to simulate behaviors of a processor using software is provided. The simulator includes a command input unit, a memory element, a register element, a control element, a resource information storage unit, and a resource access-analyzing unit. The command input unit is operable to analyze/process entered commands. The memory element is operable to store executive instructions issued by the processor and data treated by the processor. The register element is operable to contain data for use in calculation. The control element is operable to access the memory element and register element in accordance with the executive instructions. The resource information storage unit is operable to contain specified resource information and a piece of read/write information for each piece of the resource information.Type: ApplicationFiled: October 21, 2004Publication date: April 28, 2005Inventors: Takahiro Kondo, Tsuyoshi Nakamura, Maiko Taruki, Tomonori Yonezawa
-
Publication number: 20050066093Abstract: A real time processor system comprises: a bus arbiter; a plurality of calculating units, each having a processor and an interruption processing unit; a DMA controller; a plurality of priority registers; a memory; and an SCI. The bus arbiter comprises: a priority comparing unit; and a bus assignment unit. Each of the plurality of priority registers stores an I/O access priority value corresponding to each of the calculating units. Priority values are compared, and then right of I/O use is determined. The values of the plurality of priority registers are changed, thereby adaptively performing multiple interruption processing.Type: ApplicationFiled: September 17, 2004Publication date: March 24, 2005Inventors: Ryuji Fuchikami, Tomonori Yonezawa, Yoichi Nishida
-
Patent number: 6791625Abstract: Apparatus and method for data transmission while performing encoding processing on a non-limited moving vector mode, which avoids an increase in required memory capacity and a reduction in processing load, the apparatus comprising a two dimensional address generating unit for generating an access address of an external memory and an address control unit for administrating the horizontal position and the vertical position of the extended logical space and generating an operation authorizing signal for the two dimensional address generating unit, and the two dimensional address generating unit and the address control unit are operated in relation to each other so that an access address to outside the effective video data region is controlled to be an address of a pixel data at the periphery of the effective video data region, thereby reducing the extended region in the external memory.Type: GrantFiled: July 12, 2001Date of Patent: September 14, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yasuo Kohashi, Toshihiro Moriiwa, Shunichi Kuromaru, Hiromasa Nakajima, Tomonori Yonezawa, Miki Arita
-
Patent number: 6775716Abstract: A high-performance DMA controller for controlling data transfer between a main storage means holding various kinds of data and a plurality of local storage means, comprises: an interface for generating a control signal for the main storage means; a data I/O unit for controlling I/O of data; a parameter holding unit for holding various kinds of parameters that are required for execution of data transfer; a data transfer request receiver for receiving requests of data transfer; and a start command receiver for receiving a start/stop command of the data transfer controller. The data transfer request receiver receives, from a data transfer request source, reservations of plural data transfer requests comprising execution priority information and local storage means type information, each information being arbitrarily set by the data transfer request source, and holds the local storage means type information in association with each execution priority information.Type: GrantFiled: May 18, 2001Date of Patent: August 10, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masayoshi Tojima, Yasuo Kohashi, Tomonori Yonezawa
-
Publication number: 20040019774Abstract: A processor device comprises: an instruction processing unit, which reads and successively executes a program on a memory device; an address register, which stores the absolute address of a pointer in the program; a range information register, which stores range information concerning the pointer by using the absolute address; and an exception generating unit, which, when the instruction processing unit accesses the memory device using the pointer concerning the address register, inputs the output of the instruction processing unit and the range information in the range information register and, if there is a range violation of the memory device, outputs an exception signal S1 to the instruction processing unit. A pointer and its access range information are associated in an inseparable manner and accurate access protection is performed even beyond a module.Type: ApplicationFiled: June 4, 2003Publication date: January 29, 2004Inventors: Ryuji Fuchikami, Tomonori Yonezawa, Hiroki Ohtsuki, Yoshiteru Tanaka
-
Patent number: 6671708Abstract: An image processing apparatus according to the present invention comprises a general arithmetic circuit 101 comprising a program control circuit 103, a first address generator 104, a first data memory 105, a first pipeline operation circuit 106, a second address generator 113, a second data memory 114 and a second pipeline operation circuit 112, and a dedicated arithmetic circuit 102 comprising a control circuit 115, a first dedicated pipeline operation circuit 107, a second dedicated pipeline operation circuit 108, . . . , an N-th dedicated pipeline operation circuit 110, as shown in FIG. 1. The arithmetic unit having the above-described structure, for example, can realize an arithmetic unit which can be applied to various applications. Further, considering the age of IP (Intellectual Property) which will come in the future, the arithmetic unit can exhibit the flexibility toward the applications.Type: GrantFiled: August 31, 2000Date of Patent: December 30, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shunichi Kuromaru, Mana Hamada, Tomonori Yonezawa, Masatoshi Matsuo, Tsuyoshi Nakamura, Masahiro Oohashi
-
Patent number: 6662288Abstract: A high-function address generating apparatus is realized which generates a memory address that can access a multidimensional area without running over a memory area specified by a user. Continuous addressing domain which is determined by a top address and a final address is set by an addressing domain setting means 101, an address is generated by a two-dimensional address generating means 106, the address in a two-dimensional area is compared with the final address and the top address by a first and a second comparing means 108 and 109, respectively, whether it runs over the addressing domain or not is judged by an address correction means 112, and an address running over is corrected so as to not run over.Type: GrantFiled: June 27, 2001Date of Patent: December 9, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mana Hamada, Shunichi Kuromaru, Tomonori Yonezawa
-
Patent number: 6564237Abstract: For every data, the number of data matches that occurred consecutively is written to a memory together with nonmatching data, and data from the memory is read out to continuously perform subsequent data processing and detect, at the same time, the last data written to the memory. To achieve this, a desired value is set in a data register, and a comparison instruction is issued by which the value set in the register is compared with a value set in a second register, and the number of matches that occurred consecutively is output together with nonmatching data; upon the output of a retrieval counter reaching a predetermined value, the comparison instruction is terminated, whereupon the number of consecutive matches, the nonmatching data, and an end flag signal are written to the memory at the same address.Type: GrantFiled: October 17, 2001Date of Patent: May 13, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masahiro Ohashi, Mana Hamada, Tomonori Yonezawa, Shunichi Kurohmaru, Yasuo Kouhashi, Masatoshi Matsuo, Masayoshi Toujima
-
Publication number: 20030088840Abstract: The processing quantity of each description part is estimated through a source code analysis of a system operation description language or through simulation, or power consumption of each function is estimated through an operation description analysis of functions. Predetermined threshold values are set with respect to the processing quantity and the power consumption of each description part or function, so as to determine S/W and H/W implementation, and then, S/W and H/W partitioning is carried out. Thereafter, it is determined whether or not the total processing quantity or the total power consumption satisfies a desired design condition. Also, the S/W and H/W partitioning can be adjusted again in comprehensive consideration of the power consumption and the processing quantity, and the accuracy in the S/W and H/W partitioning can be improved by providing an instruction set simulator with a function to analyze power consumption.Type: ApplicationFiled: December 23, 2002Publication date: May 8, 2003Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Tomonori Yonezawa, Takayuki Sasaki, Takahiro Kondo, Hiroki Otsuki, Tsuyoshi Nakamura
-
Publication number: 20030043298Abstract: An image composition apparatus includes a composition processing unit comprising a composition position determination unit for receiving a shape signal and an image signal which are outputted from an image decoding unit, and determining a composition position of an object as a foreground image; a shape boundary determination unit for determining the shape and boundary of the object; an arbitrary-shaped frame generation unit for generating an outline or frame of the object on the basis of information relating to the shape and boundary of the object; and a pixel composition unit for compositing a target pixel (pixel to be processed) of the object or an arbitrary-shaped frame pixel that is generated by the arbitrary-shaped frame generation unit 4c, with the corresponding pixel in the background image. Therefore, a composite image, in which an outline or an arbitrary-shaped shape is added to an arbitrary-shaped object, can be generated.Type: ApplicationFiled: August 30, 2002Publication date: March 6, 2003Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroki Ohtsuki, Tomonori Yonezawa, Satoshi Kajita, Ryuji Fuchikami
-
Patent number: 6513146Abstract: The processing quantity of each description part is estimated through a source code analysis of a system operation description language or through simulation, or power consumption of each function is estimated through an operation description analysis of functions. Predetermined threshold values are set with respect to the processing quantity and the power consumption of each description part or function, so as to determine S/W and H/W implementation, and then, S/W and H/W partitioning is carried out. Thereafter, it is determined whether or not the total processing quantity or the total power consumption satisfies a desired design condition. Also, the S/W and H/W partitioning can be adjusted again in comprehensive consideration of the power consumption and the processing quantity, and the accuracy in the S/W and H/W partitioning can be improved by providing an instruction set simulator with a function to analyze power consumption.Type: GrantFiled: November 15, 2000Date of Patent: January 28, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tomonori Yonezawa, Takayuki Sasaki, Takahiro Kondo, Hiroki Otsuki, Tsuyoshi Nakamura
-
Publication number: 20020026543Abstract: A high-performance DMA controller for controlling data transfer between a main storage means holding various kinds of data and a plurality of local storage means, comprises: an interface for generating a control signal for the main storage means; a data I/O unit for controlling I/O of data; a parameter holding unit for holding various kinds of parameters that are required for execution of data transfer; a data transfer request receiver for receiving requests of data transfer; and a start command receiver for receiving a start/stop command of the data transfer controller. The data transfer request receiver receives, from a data transfer request source, reservations of plural data transfer requests comprising execution priority information and local storage means type information, each information being arbitrarily set by the data transfer request source, and holds the local storage means type information in association with each execution priority information.Type: ApplicationFiled: May 18, 2001Publication date: February 28, 2002Inventors: Masayoshi Tojima, Yasuo Kohashi, Tomonori Yonezawa
-
Publication number: 20020026466Abstract: For every data, the number of data matches that occurred consecutively is written to a memory together with nonmatching data, and data from the memory is read out to continuously perform subsequent data processing and detect, at the same time, the last data written to the memory. To achieve this, a desired value is set in a data register, and a comparison instruction is issued by which the value set in the register is compared with a value set in a second register, and the number of matches that occurred consecutively is output together with nonmatching data; upon the output of a retrieval counter reaching a predetermined value, the comparison instruction is terminated, whereupon the number of consecutive matches, the nonmatching data, and an end flag signal are written to the memory at the same address.Type: ApplicationFiled: October 17, 2001Publication date: February 28, 2002Inventors: Masahiro Ohashi, Mana Hamada, Tomonori Yonezawa, Shunichi Kurohmaru, Yasuo Kouhashi, Masatoshi Matsuo, Masayoshi Toujima
-
Patent number: 6332152Abstract: For every data, the number of data matches that occurred consecutively is written to a memory together with nonmatching data, and data from the memory is read out to continuously perform subsequent data processing and detect, at the same time, the last data written to the memory. To achieve this, a desired value is set in a data register, and a comparison instruction is issued by which the value set in the register is compared with a value set in a second register, and the number of matches that occurred consecutively is output together with nonmatching data; upon the output of a retrieval counter reaching a predetermined value, the comparison instruction is terminated, whereupon the number of consecutive matches, the nonmatching data, and an end flag signal are written to the memory at the same address.Type: GrantFiled: November 30, 1998Date of Patent: December 18, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masahiro Ohashi, Mana Hamada, Tomonori Yonezawa, Shunichi Kurohmaru, Yasuo Kouhashi, Masatoshi Matsuo, Masayoshi Toujima
-
Patent number: 5999654Abstract: A bus switch is connected among an input buffer memory, a data memory, and an encoding unit, to select between a first bus connection of the input buffer memory and the data memory and a second bus connection of the data memory and the encoding unit. A data transfer control unit controls the bus switch to select the first bus connection in response to a data request signal from the encoding unit, controls the process of reading from the input buffer memory and the process of writing into the data memory, controls the bus switch to select the second bus connection upon completion of the transfer of one unit of image data, and sends a transfer completion signal in order of causing the encoding unit to start performing encoding processing. This makes it possible to transfer image data from the input buffer memory to the data memory at high speed.Type: GrantFiled: July 16, 1997Date of Patent: December 7, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masayoshi Toujima, Yasuo Kohashi, Hitoshi Fujimoto, Tomonori Yonezawa, Masatoshi Matsuo, Shunichi Kurohmaru