Patents by Inventor Tomoyuki Sakoda
Tomoyuki Sakoda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7674710Abstract: A method for integrating a metal-containing film in a semiconductor device, for example a gate stack. In one embodiment, the method includes providing a substrate in a process chamber, depositing the tungsten-containing film on the substrate at a first substrate temperature by exposing the substrate to a deposition gas containing a tungsten carbonyl precursor, heat treating the tungsten-containing film at a second substrate temperature greater than the first substrate temperature to remove carbon monoxide gas from the tungsten-containing film, and forming a barrier layer on the heat treated tungsten-containing film. Examples of tungsten-containing films include W, WN, WSi, and WC. Additional embodiments include depositing metal-containing films containing Ni, Mo, Co, Rh, Re, Cr, or Ru from the corresponding metal carbonyl precursors.Type: GrantFiled: November 20, 2006Date of Patent: March 9, 2010Assignee: Tokyo Electron LimitedInventors: Shigeo Ashigaki, Hideaki Yamasaki, Tomoyuki Sakoda, Mikio Suzuki, Genji Nakamura, Gert Leusink
-
Patent number: 7629183Abstract: A method for fabricating a semiconductor device includes the steps of forming a PbTiOx film having a predominantly (111) orientation on a lower electrode as a nucleation layer by an MOCVD process with a film thickness exceeding 2 nm, and forming a PZT film having a predominantly (111) orientation on the nucleation layer, wherein the step of forming the PbTiOx film is conducted under an oxygen partial pressure of less than 340 Pa.Type: GrantFiled: June 12, 2006Date of Patent: December 8, 2009Assignee: Tokyo Electron LimitedInventors: Kenji Matsumoto, Masayuki Nasu, Tomoyuki Sakoda
-
Publication number: 20090038548Abstract: A film forming apparatus includes a process chamber 2 configured to accommodate a semiconductor wafer W; a worktable 5 disposed inside the process chamber 2 and configured to place the semiconductor wafer W thereon; a showerhead 40 used as a process gas delivery mechanism disposed to face the worktable 5 and configured to delivery a process gas into the process chamber 2; and an exhaust unit 101 configured to exhaust gas from inside the process chamber 2, wherein the showerhead 40 has a gas passage formed therein for supplying the process gas, and an annular temperature adjusting cell 400 formed therein around the gas passage.Type: ApplicationFiled: March 30, 2007Publication date: February 12, 2009Applicant: TOKYO ELECTRON LIMITEDInventors: Hachishiro Iizuka, Tomoyuki Sakoda, Naofumi Oda, Norihiko Tsuji, Masayuki Moroi
-
Publication number: 20080248595Abstract: A method for fabricating a semiconductor device includes the steps of forming a PbTiOx film having a predominantly (111) orientation on a lower electrode as a nucleation layer by an MOCVD process with a film thickness exceeding 2 nm, and forming a PZT film having a predominantly (111) orientation on the nucleation layer, wherein the step of forming the PbTiOx film is conducted under an oxygen partial pressure of less than 340 Pa.Type: ApplicationFiled: June 12, 2006Publication date: October 9, 2008Applicant: Tokyo Electron LimitedInventors: Kenji Matsumoto, Masayuki Nasu, Tomoyuki Sakoda
-
Publication number: 20080171142Abstract: There is provided a film deposition method of depositing a multielement metal oxide film capable of depositing a multielement metal oxide film having a desired composition and a desired thickness in an improved repeatability. A film deposition method deposits a multielement metal oxide film on a surface of a workpiece by a film depositing process including supplying organometallic source gases generated by atomizing a plurality of organometallic compounds into a processing vessel capable of being evacuated. A dummy film deposition process corresponding to at least three cycles of the film deposition process is carried out by placing a dummy workpiece in the processing vessel and supplying the organometallic source gases into the processing vessel immediately before starting the film deposition process for depositing a multielement metal oxide film on the workpiece. Thus a multielement metal oxide film having a desired composition and a desired thickness can be deposited in an improved repeatability.Type: ApplicationFiled: January 11, 2006Publication date: July 17, 2008Inventors: Kenji Matsumoto, Tomoyuki Sakoda, Masayuki Nasu, Gaku Ikeda
-
Publication number: 20080119033Abstract: A method for integrating a metal-containing film in a semiconductor device, for example a gate stack. In one embodiment, the method includes providing a substrate in a process chamber, depositing the tungsten-containing film on the substrate at a first substrate temperature by exposing the substrate to a deposition gas containing a tungsten carbonyl precursor, heat treating the tungsten-containing film at a second substrate temperature greater than the first substrate temperature to remove carbon monoxide gas from the tungsten-containing film, and forming a barrier layer on the heat treated tungsten-containing film. Examples of tungsten-containing films include W, WN, WSi, and WC. Additional embodiments include depositing metal-containing films containing Ni, Mo, Co, Rh, Re, Cr, or Ru from the corresponding metal carbonyl precursors.Type: ApplicationFiled: November 20, 2006Publication date: May 22, 2008Applicant: TOKYO ELECTRON LIMITEDInventors: Shigeo Ashigaki, Hideaki Yamasaki, Tomoyuki Sakoda, Mikio Suzuki, Genji Nakamura, Gert Leusink
-
Publication number: 20070022954Abstract: A shower head formed by stacking a shower base, a gas diffusion plate, and a shower plate and supplying material gas and oxidizer gas to a wafer on a loading table through a first gas diffusion part and a second gas diffusion part formed in both faces of the gas diffusion plate, first gas outlets formed in the shower plate and communicating with a first gas diffusion space, and second gas outlets formed in the shower plate and communicating with a second gas diffusion space. A plurality of heat transfer columns fitted closely to the lower surface of the shower base are installed in the first gas diffusion part so that portions therebetween can form the first gas diffusion space, and radiant heat from the loading table is transmitted by the heat transfer columns in the thickness direction of the shower head.Type: ApplicationFiled: August 30, 2004Publication date: February 1, 2007Applicant: TOKYO ELECTRON LIMITEDInventors: Hachishiro Iizuka, Koichiro Kimura, Kyoko Ikeda, Tomoyuki Sakoda, Akira Yasumuro
-
Patent number: 6713342Abstract: The present invention is directed to a method of forming an FeRAM integrated circuit, which includes forming a sidewall diffusion barrier prior to etching the bottom electrode diffusion barrier layer. The sidewall diffusion barrier layer is then etched prior to the bottom electrode diffusion barrier layer. In patterning an AlOx sidewall diffusion barrier layer prior to etching the underlying bottom electrode diffusion barrier layer, the etch chemistry comprises BCl3+Ar. The BCl3 is effective in etching the AlOx with a good selectivity to the underlying nitride hard mask on top of the capacitor stack (e.g., TiAlN) and nitride bottom electrode diffusion barrier (e.g., TiAlON with small oxygen content) between the neighboring capacitor stacks. The Ar may be added to the etch chemistry because the resulting surface (of a top portion of the hard mask and the bottom electrode diffusion barrier) is smoother.Type: GrantFiled: October 29, 2002Date of Patent: March 30, 2004Assignees: Texas Instruments Incorporated, Agilent Technologies, IncorporatedInventors: Francis G. Celii, Scott R. Summerfelt, Tomoyuki Sakoda, Chiu Chi
-
Patent number: 6692976Abstract: The present disclosure relates to a post-etch cleaning treatment for a semiconductor device such as a FeRAM. The treatment comprises providing an etchant comprising both a fluorine compound and a chlorine compound, and applying the etchant to the semiconductor device in a wet cleaning process.Type: GrantFiled: August 31, 2000Date of Patent: February 17, 2004Assignees: Agilent Technologies, Inc., Texas Instruments, Inc.Inventors: Laura Wills Mirkarimi, Stephen R. Gilbert, Guoqiang Xing, Scott Summerfelt, Tomoyuki Sakoda, Ted Moise
-
Publication number: 20030176073Abstract: Processes for etching PZT and/or forming a ferroelectric capacitor with Ir/IrOx electrodes and a PZT ferroelectric layer use a titanium-containing hard mask, a chlorine/oxygen-based plasma, and a hot substrate, typically at about 350 ° C. The processes add a fluorine-containing compound such as CHF3 to the chlorine/oxygen-based plasma for etching of the PZT layer and add nitrogen to improve sidewall profiles when etching Ir layers. The chlorine/oxygen-based plasmas provide good selectivity with high etch rates for Ir and PZT layers and low etch rates for the hard mask.Type: ApplicationFiled: March 12, 2002Publication date: September 18, 2003Inventors: Chentsau Ying, Tomoyuki Sakoda, Chiu Chi
-
Publication number: 20030129847Abstract: The present invention is directed to a method of forming an FeRAM integrated circuit, which includes forming a sidewall diffusion barrier prior to etching the bottom electrode diffusion barrier layer. The sidewall diffusion barrier layer is then etched prior to the bottom electrode diffusion barrier layer. In patterning an AlOx sidewall diffusion barrier layer prior to etching the underlying bottom electrode diffusion barrier layer, the etch chemistry comprises BCl3+Ar. The BCl3 is effective in etching the AlOx with a good selectivity to the underlying nitride hard mask on top of the capacitor stack (e.g., TiAlN) and nitride bottom electrode diffusion barrier (e.g., TiAlON with small oxygen content) between the neighboring capacitor stacks. The Ar may be added to the etch chemistry because the resulting surface (of a top portion of the hard mask and the bottom electrode diffusion barrier) is smoother.Type: ApplicationFiled: October 29, 2002Publication date: July 10, 2003Inventors: Francis G. Celii, Scott R. Summerfelt, Tomoyuki Sakoda, Chiu Chi
-
Publication number: 20030124791Abstract: The present invention is directed to a method of forming an FeRAM integrated circuit, which includes evaluating the capacitor stack to determine the efficacy of the sidewall diffusion barrier layer deposition. When evaluating the capacitor stack after etching a masking layer portion of the hard mask, if “ears” are seen on top of the stack, the sidewall diffusion barrier layer is sufficiently thick to provide an adequate sidewall barrier. Evaluation may be performed using a standard or tilt scanning electron microscope, for example.Type: ApplicationFiled: December 3, 2002Publication date: July 3, 2003Inventors: Scott R. Summerfelt, Tomoyuki Sakoda, Chiu Chi
-
Patent number: 6548343Abstract: An embodiment of the instant invention is a method of fabricating a ferroelectric capacitor which is situated over a structure, the method comprising the steps of: forming a bottom electrode on the structure (124 of FIG. 1), the bottom electrode having a top surface and sides; forming a capacitor dielectric (126 of FIG. 1) comprised of a ferroelectric material on the bottom electrode, the capacitor dielectric having a top surface and sides; forming a top electrode (128 and 130 of FIG. 1) on the capacitor dielectric, the top electrode having a top surface and sides, the ferroelectric capacitor is comprised of the bottom electrode, the capacitor dielectric, and the top electrode; forming a barrier layer (118 and 120 of FIG.Type: GrantFiled: October 31, 2000Date of Patent: April 15, 2003Assignee: Agilent Technologies Texas Instruments IncorporatedInventors: Scott R. Summerfelt, Theodore S. Moise, Guoqiang Xing, Luigi Colombo, Tomoyuki Sakoda, Stephen R. Gilbert, Alvin L. S. Loke, Shawming Ma, Rahim Kavari, Laura Wills-Mirkarimi, Jun Amano
-
Patent number: 6485988Abstract: An embodiment of the instant invention is a method of forming a conductive contact to a top electrode (308 and 310 of FIG. 4d) of a ferroelectric capacitor comprised of a bottom electrode (304 of FIG. 4d) situated under the top electrode and a ferroelectric material (306 of FIG. 4d) situated between the top electrode and the bottom electrode, the method comprising the steps of: forming a layer (408 or 312 of FIG. 4) over the top electrode; forming an opening (414 of FIG. 4d) in the layer to expose a portion of the top electrode by etching the opening into the layer using a hydrogen-free etchant; and depositing conductive material (432 of FIG. 4d) in the opening to form an electrical connection with the top electrode.Type: GrantFiled: December 19, 2000Date of Patent: November 26, 2002Assignee: Texas Instruments IncorporatedInventors: Shawming Ma, Guoqiang Xing, Rahim Kavari, Scott R. Summerfelt, Tomoyuki Sakoda
-
Publication number: 20020006674Abstract: An embodiment of the instant invention is a method of forming a conductive contact to a top electrode (308 and 310 of FIG. 4d) of a ferroelectric capacitor comprised of a bottom electrode (304 of FIG. 4d) situated under the top electrode and a ferroelectric material (306 of FIG. 4d) situated between the top electrode and the bottom electrode, the method comprising the steps of: forming a layer (408 or 312 of FIG. 4) over the top electrode; forming an opening (414 of FIG. 4d) in the layer to expose a portion of the top electrode by etching the opening into the layer using a hydrogen-free etchant; and depositing conductive material (432 of FIG. 4d) in the opening to form an electrical connection with the top electrode.Type: ApplicationFiled: December 19, 2000Publication date: January 17, 2002Inventors: Shawming Ma, Guoqiang Xing, Rahim Kavari, Scott R. Summerfelt, Tomoyuki Sakoda
-
Patent number: 6303952Abstract: A ferroelectric capacitor electrode contact structure comprising an insulator (304) placed over a substrate (302), the insulator (304) containing a source plug (310) and a drain contact (312). An upper plug layer (322) is place over and electrically connected to a drain contact (312). A multi-component oxide layer (324) is placed over an upper plug layer (322). A bottom electrode (326) is placed over a multi-component oxide layer 324. Multi-component oxide layer (324) prevents the silicidation of the bottom electrode (326) of a ferroelectric capacitor electrode contact structure while surprisingly maintaining an ohmic contact from the substrate (302) through the drain contact (312) through the upper plug layer (322) through the multi-component oxide layer (324) to the bottom electrode 326.Type: GrantFiled: January 5, 1999Date of Patent: October 16, 2001Assignee: Texas Instruments IncorporatedInventors: Katsuhiro Aoki, Tomoyuki Sakoda, Yukio Fukuda
-
Patent number: 6275408Abstract: Ferroelectric memory with one-capacitor/one-transistor cells and a reference cell with double the capacitance plus a sense amplifier for comparing transient currents in resistors at the sense amplifier inputs. The reference cell includes a diode to prevent reference capacitor polarization switching.Type: GrantFiled: June 28, 2000Date of Patent: August 14, 2001Assignee: Texas Instruments IncorporatedInventors: Katsuhiro Aoki, Tomoyuki Sakoda
-
Patent number: 6238932Abstract: A ferroelectric capacitor electrode contact structure comprising an insulator (4) placed over a substrate (2) and containing a transistor source (6) and transistor drain (8) between the substrate (2) and the insulator (4). The insulator (4) contains a source plug (10) and a conductive drain plug (12). The transistor source (6) is electrically connected to the source plug (10). The transistor drain (8) is electrically connected to the conductive drain plug (12). A transistor gate (14) is between the source plug (10) and a conductive drain plug (12) and is contained by the insulator (4). Metal wiring (16) is electrically connected to the source plug (10). A barrier film (18) is placed over the insulator (4) and the conductive drain plug (12). The bottom electrode (20) is placed over the barrier film (18). The ferroelectric layer (22) is placed over the bottom electrode (20). The top electrode (24) is placed over the ferroelectric layer (22).Type: GrantFiled: January 14, 1999Date of Patent: May 29, 2001Assignee: Texas Instruments IncorporatedInventors: Katsuhiro Aoki, Tomoyuki Sakoda, Yukio Fukuda