Patents by Inventor Toru Ichien
Toru Ichien has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8593322Abstract: In plural analog circuits that can operate in parallel and are coupled to a common analog power supply terminal, one analog circuit is controlled in the analog operation start according to timing control data that specifies an interval for suppressing the analog operation start of the one analog circuit in the analog operation cycle of the other analog circuit that has already started the analog operation. The control is conducted so that when the operation of one analog circuit starts, timing when the operation of the one analog circuit is influenced by the analog operation start of the other analog circuits in the operation cycle of the one analog circuit is retained as timing control data in advance, and the analog operation start of the other analog circuits is delayed or temporarily suppressed in synchronization with the operation start of the one analog circuit according to the timing control data.Type: GrantFiled: January 26, 2011Date of Patent: November 26, 2013Assignee: Renesas Electronics CorporationInventors: Hiroshi Ishiyama, Toru Ichien, Fumiki Kawakami
-
Publication number: 20110185238Abstract: In plural analog circuits that can operate in parallel and are coupled to a common analog power supply terminal, one analog circuit is controlled in the analog operation start according to timing control data that specifies an interval for suppressing the analog operation start of the one analog circuit in the analog operation cycle of the other analog circuit that has already started the analog operation. The control is conducted so that when the operation of one analog circuit starts, timing when the operation of the one analog circuit is influenced by the analog operation start of the other analog circuits in the operation cycle of the one analog circuit is retained as timing control data in advance, and the analog operation start of the other analog circuits is delayed or temporarily suppressed in synchronization with the operation start of the one analog circuit according to the timing control data.Type: ApplicationFiled: January 26, 2011Publication date: July 28, 2011Inventors: HIROSHI ISHIYAMA, Toru Ichien, Fumiki Kawakami
-
Patent number: 7447932Abstract: Disclosed herewith is a semiconductor data processing device that realizes low power consumption at the standby time and at the operation time, as well as speeds up the interfacing operation. The semiconductor data processing device can connect a non-volatile storage device to a general-purpose bus of a host system. The data processing device enters the active or standby state in response to the state of the general-purpose bus. In the standby state, the data processing device stops the internal clock signal and applies a substrate bias voltage to each object so as to suppress the potential sub-threshold leak current therefrom. This bias voltage is also applied to the central processing unit and the rewritable non-volatile memory for storing a control program to be executed by the central processing unit. The central processing unit processes data in units of n bits or below when the interface controller and the data transfer controller input/output parallel data in units of 2n bits.Type: GrantFiled: February 23, 2007Date of Patent: November 4, 2008Assignees: Renesas Technology Corp., Renesas Northern Japan Semiconductor, Inc., Hitachi Device Engineering Co., Ltd.Inventors: Toru Ichien, Wataru Yamaguchi, Masae Sasakawa, Mamoru Wakabayashi
-
Publication number: 20080052549Abstract: Disclosed herewith is a semiconductor data processing device that realizes low power consumption at the standby time and at the operation time, as well as speeds up the interfacing operation. The semiconductor data processing device can connect a non-volatile storage device to a general-purpose bus of a host system. The data processing device enters the active or standby state in response to the state of the general-purpose bus. In the standby state, the data processing device stops the internal clock signal and applies a substrate bias voltage to each object so as to suppress the potential sub-threshold leak current therefrom. This bias voltage is also applied to the central processing unit and the rewritable non-volatile memory for storing a control program to be executed by the central processing unit. The central processing unit processes data in units of n bits or below when the interface controller and the data transfer controller input/output parallel data in units of 2n bits.Type: ApplicationFiled: July 18, 2007Publication date: February 28, 2008Inventors: Toru Ichien, Wataru Yamaguchi, Masae Sasakawa, Mamoru Wakabayashi
-
Patent number: 7310717Abstract: A data processor including a central processing unit and a data transfer control unit is disclosed. The data transfer control unit has an address register for storing a transfer address. The data transfer control unit transfers data according to a transfer unit size selected from a plurality of transfer unit sizes. If the address register contains an odd address as an initial value, the data transfer control unit transfers data according to a different transfer unit size that is smaller than the selected transfer unit size. If the data transfer control unit determines that a remaining quantity of data to be transferred is smaller than the selected transfer unit size, the selected transfer unit size is switched to a smaller transfer unit size selected from the plurality of transfer unit sizes.Type: GrantFiled: June 4, 2003Date of Patent: December 18, 2007Assignees: Renesas Technology Corp., Renesas Northern Japan Semiconductor, Inc., Hitachi Engineering Co., Ltd.Inventors: Tatsuo Nishino, Toru Ichien, Gou Teshima, Hiromichi Ishikura, Jyunji Ishikawa
-
Patent number: 7257720Abstract: Disclosed herewith is a semiconductor data processing device that realizes low power consumption at the standby time and at the operation time, as well as speeds up the interfacing operation. The semiconductor data processing device can connect a non-volatile storage device to a general-purpose bus of a host system. The data processing device enters the active or standby state in response to the state of the general-purpose bus. In the standby state, the data processing device stops the internal clock signal and applies a substrate bias voltage to each object so as to suppress the potential sub-threshold leak current therefrom. This bias voltage is also applied to the central processing unit and the rewritable non-volatile memory for storing a control program to be executed by the central processing unit. The central processing unit processes data in units of n bits or below when the interface controller and the data transfer controller input/output parallel data in units of 2n bits.Type: GrantFiled: November 7, 2003Date of Patent: August 14, 2007Assignees: Renesas Technology Corp., Renesas Northern Japan Semiconductor, Inc., Hitachi Device Engineering Co., Ltd.Inventors: Toru Ichien, Wataru Yamaguchi, Masae Sasakawa, Mamoru Wakabayashi
-
Publication number: 20070150768Abstract: Disclosed herewith is a semiconductor data processing device that realizes low power consumption at the standby time and at the operation time, as well as speeds up the interfacing operation. The semiconductor data processing device can connect a non-volatile storage device to a general-purpose bus of a host system. The data processing device enters the active or standby state in response to the state of the general-purpose bus. In the standby state, the data processing device stops the internal clock signal and applies a substrate bias voltage to each object so as to suppress the potential sub-threshold leak current therefrom. This bias voltage is also applied to the central processing unit and the rewritable non-volatile memory for storing a control program to be executed by the central processing unit. The central processing unit processes data in units of n bits or below when the interface controller and the data transfer controller input/output parallel data in units of 2 n bits.Type: ApplicationFiled: February 23, 2007Publication date: June 28, 2007Inventors: Toru Ichien, Wataru Yamaguchi, Masae Sasakawa, Mamoru Wakabayashi
-
Publication number: 20040103328Abstract: Disclosed herewith is a semiconductor data processing device that realizes low power consumption at the standby time and at the operation time, as well as speeds up the interfacing operation. The semiconductor data processing device can connect a non-volatile storage device to a general-purpose bus of a host system. The data processing device enters the active or standby state in response to the state of the general-purpose bus. In the standby state, the data processing device stops the internal clock signal and applies a substrate bias voltage to each object so as to suppress the potential sub-threshold leak current therefrom. This bias voltage is also applied to the central processing unit and the rewritable non-volatile memory for storing a control program to be executed by the central processing unit. The central processing unit processes data in units of n bits or below when the interface controller and the data transfer controller input/output parallel data in units of 2n bits.Type: ApplicationFiled: November 7, 2003Publication date: May 27, 2004Applicants: Renesas Technology Corp., Renesas Northern Japan Semiconductor, Inc., Hitachi Device Engineering Co., Ltd.Inventors: Toru Ichien, Wataru Yamaguchi, Masae Sasakawa, Mamoru Wakabayashi
-
Publication number: 20040068590Abstract: In this data processor, the semiconductor chip comprises a central processing unit, an interface controller, and a bus controller. The interface controller further includes an interface control unit, a FIFO unit, and a transfer control unit. The interface control unit outputs the data of the FIFO unit to the external side of the semiconductor chip and inputs the data inputted from the external side of the semiconductor chip to the FIFO unit. The transfer control unit performs the control to transfer the data stored in the FIFO unit by designating the transfer destination address and the control to input the data to the FIFO unit by designating the transfer source address. The control by the data transfer control device is not included in the transfer control by the transfer control device. Accordingly, the time required for the data transfer between the on-chip interface controller and the external side can be curtailed.Type: ApplicationFiled: September 22, 2003Publication date: April 8, 2004Applicants: Renesas Technology Corp., Renesas Northern Japan Semiconductor, Inc., Hitachi Device Engineering Co., Ltd.Inventors: Tatsuo Nishino, Mamoru Wakabayashi, Toru Ichien
-
Publication number: 20030236941Abstract: The efficiency of block data transfer can be increased without little increasing physical circuit scales. Since a data transfer control device uses a random access memory accessible by a central processing unit as a buffer area for temporarily storing read data in dual address transfer, it does not need to have a dedicated FIFO buffer and the like in itself. Since a buffer area allocated to the random access memory or its size is programmable by the central processing unit, capacity necessary to the system may be allocated to the buffer to avoid conflict with a work area by the central processing unit.Type: ApplicationFiled: June 4, 2003Publication date: December 25, 2003Applicants: Hitachi, Ltd., Renesas Northern Japan Semiconductor, Inc., Hitachi Engineering Co., Ltd.Inventors: Tatsuo Nishino, Toru Ichien, Gou Teshima, Hiromichi Ishikura, Jyunji Ishikawa
-
Patent number: 6373892Abstract: A method for compressing and decompressing moving picture information wherein a key signal is correctly reproduced and coding is efficiently carried out, and a video signal processing system for implementing the method. At the time of coding a video signal, conversion is carried out for make large a distance between an ordinary digitized video signal and a key signal indicative of whether an image indicates background or foreground for data compression. At the time of decoding the coded video signal, the video signal and key signal of the decompressed image are separated based on a predetermined threshold and reverse conversion opposite to the coding mode is carried out. Since the coding is carried out with the ordinary video signal separated from the key signal, the video signal and the key signal can be separated by a suitable threshold from the compressed and then decompressed image and thus the video signal and key signal can be correctly reproduced.Type: GrantFiled: November 13, 1995Date of Patent: April 16, 2002Assignee: Sega Enterprises, Ltd.Inventors: Toru Ichien, Junichi Kimura, Tadashi Saitoh, Yutaka Okunoki