Abstract: Provided is a communication system including a controller installed on a hand of a user, an operation target remotely operated by the controller, and a relay apparatus that performs relaying between the controller and the operation target, in which the controller includes a first detection section that detects a motion of fingers of the user, a stimulus providing section that provides an external stimulus to the fingers of the user, and a control section that controls the stimulus providing section, the operation target includes a driving section that performs an action in reference to action information received, and a second detection section that detects the external stimulus to the operation target, and the relay apparatus transmits, to the operation target, the action information based on a detection result from the first detection section, and in reference to a detection result from the second detection section, transmits, to the controller, stimulus provision information for controlling the stimulus pr

Abstract: Disclosed is an operation device that includes a mounting section, a first position detection section, and a stimulus generation section. The mounting section is attached to a hand and fingers of a user. The first position detection section is disposed on the mounting section to detect the positions of the fingers. The stimulus generation section is disposed on the mounting section, placed at a position corresponding to one of the user's fingers, and configured to apply an external stimulus to the user.

Abstract: A MISFET is provided with a segmented channel comprising regions in which the channel is inverted by a first gate voltage and regions in which the channel is inverted by a second gate voltage. The MISFET is formed in a semiconductor substrate having a first conductivity type and the first inversion region of the channel has a first impurity concentration determined by the surface concentration of the substrate. The second inversion region of the channel has a second impurity concentration determined by doping an impurity to the region selected by a photolithographic process. The first and second inversion regions may be divided into a plurality of plane shapes and the threshold voltage of the MISFET is set to a desired value in accordance with the plane area ratio of the first and second inversion regions.

Abstract: In a MISFET, areas where a channel surface of a channel region is inverted by a first gate voltage and areas where the channel surface is inverted by a second gate voltage are provided in the channel region of the MISFET in plane as components thereof. The channel region 104 having a first impurity concentration determined by a surface concentration of a P-type semiconductor substrate and a channel region 105 having a second impurity concentration determined by doping an impurity to the region selected by a pattern 106 of a mask for doping impurity by ion implantation and others are provided in a channel region of an N-type MOSFET on the P-type semiconductor substrate. The channel region 104 having the first impurity concentration and the channel region 105 having the second impurity concentration are divided into a plurality of plane shapes.

Abstract: It is an object of the invention to provide a semiconductor memory integrated circuit wherein the sate of all of the memory cells in the memory array can be checked by measuring only one data output terminal. A means for interconnecting read signal buses is provided to connect the read signal buses to each other. A multiplicity of IC chips can be simultaneously measured and inspected even if the numbers of the drivers, comparators and DC measuring units, and the like available in the inspection apparatus used are limited.

Abstract: An object is to enable a semiconductor integrated circuit device to perform the second action, without waiting for the first action to finish after the first action starts. Aside from a resistor containing input signal pulses, an input signal pulses recognizing circuit is provided so that it detects signal input which activates the second action during the execution of the first action and controls driving with the result thereof. In a device such as EEPROM, CPU moves on the next action after writing operation starts. CPU checks periodically whether writing operation is being conducted or has finished, so that the processing ability of a whole device can be improved to the maximum.