Patents by Inventor Toru Ohtsuki
Toru Ohtsuki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5499379Abstract: A plural-OS run system in which a plurality of operating systems (OSs) capable of operating on machines of different architectures, respectively, are allowed to run on one bare machine under the control of one control program (CP) or one control means. The input/output instruction and input/output interrupt of the operating system capable of running on a machine of the same architecture as that of the bare machine are directly executed on the bare machine without need for translation of the format. The input/output instruction and the input/output interrupt of the operating system adapted to run on a machine of the architecture differing from that of the bare machine are allowed to be directly executed while translating the format.Type: GrantFiled: January 25, 1993Date of Patent: March 12, 1996Assignee: Hitachi, Ltd.Inventors: Shunji Tanaka, Toru Ohtsuki, Hiroaki Sato, Hideo Sawamoto, Ryo Yamagata, Masaya Watanabe, Hidenori Umeno, Masatoshi Haraguchi
-
Patent number: 5437033Abstract: A system and method for continuous operation of a virtual machine system having operation modes including a guest mode in which virtual machines are operated and a nonguest mode in which a virtual machine monitor for controlling the virtual machines is operated. The continuous guest is a virtual machine which does not stop executing operation at the occurrence of a failure due to program error of the virtual machine monitor. A main storage is provided with two areas. One of the two areas is a continuous guest area having the same host absolute address in the nonguest mode as a guest absolute address in the guest mode, the area is used by the continuous guest which is a virtual machine which continues to operate on transition of the operation mode from the guest mode to the nonguest mode. The other is an area in which a program module for dispatching the continuous guest in response to the transition of the operation mode from the guest mode to the nonguest mode.Type: GrantFiled: November 4, 1991Date of Patent: July 25, 1995Assignee: Hitachi, Ltd.Inventors: Taro Inoue, Hidenori Umeno, Shunji Tanaka, Tadashi Yamamoto, Toru Ohtsuki
-
Patent number: 5187802Abstract: In a virtual machine system in which a virtual machine directly executes operations by use of the hardware without an intervention from the virtual machine control program (VMCP), at an occurrence of an input/output interruption, the system sets to a storage an event that the input/output interruption has been accepted and reserved by the VMCP. When the virtual machine processes interruption information by means of the hardware without an intervention of the VMCP, the virtual machine resets the state of the storage. When the virtual machine is set to an interruptible state, control is passed to the VMCP. The VMCP tests to determine whether or not the virtual machine has reset the state of the storage, thereby judging an acceptability of the interruption.Type: GrantFiled: December 18, 1989Date of Patent: February 16, 1993Assignee: Hitachi, Ltd.Inventors: Taro Inoue, Hidenori Umeno, Toru Ohtsuki, Kiyoshi Ogawa
-
Patent number: 5101346Abstract: A virtual machine system which includes a plurality of virtual machines by using a computer system of a multi-processor configuration having a plurality of real instruction processors and a real main storage which is divided into a plurality of storage regions to be allocated to the virtual machines, respectively. Each of the virtual machines is so organized as not to make access to the regions allocated to the other virtual machines. When one and the same virtual machine includes a plurality of real instruction processors, invalidation of entry of a buffer storage of another real instruction processor as conditioned by execution of a predetermined instruction by a real instruction processor is performed only for the other real instruction processor assigned to the same virtual machine as the real instruction processor and is inhibited from affecting the real instruction processors assigned to the other virtual machines.Type: GrantFiled: September 27, 1989Date of Patent: March 31, 1992Assignee: Hitachi, Ltd.Inventor: Toru Ohtsuki
-
Patent number: 5077654Abstract: A virtual machine system for executing fast speed address translation in plural virtual machines having a two-stage address translation mechanism. The system permits address translation to be executed by adding to an output from a first address translation address constants in a hold apparatus holding address constants including zero, executing a second address translation, and selecting an output from the first address translation to which the address constants have been added or an output from the second address translation. An address translation for a plurality of different regions is performed by switching a value for the address constants held by the hold apparatus.Type: GrantFiled: December 8, 1988Date of Patent: December 31, 1991Assignee: Hitachi, Ltd.Inventor: Toru Ohtsuki
-
Patent number: 4959778Abstract: An address space switching apparatus has a group of conventional registers capable of storing address information and a group of additional registers capable of storing address information longer than the address information stored by the group of conventional registers. The register length of the group of additional registers is not restricted by the length of the group of conventional registers and is selected to be of a magnitude sufficient to define a desired operand address space. Information items stored in the group of additional registers such as a base address and an index value associated with the extended address space are selected when an operand address is to be generated so as to be appropriately employed for the address computation, thereby supplying address information having a length sufficient for the extended address space.Type: GrantFiled: September 30, 1988Date of Patent: September 25, 1990Assignee: Hitachi, Ltd.Inventors: Hiroo Miyadera, Toru Ohtsuki, Toshiaki Kawamura
-
Patent number: 4677583Abstract: An apparatus for decimal multiplication divides a multiplier of binary coded decimal (BCD) into plural groups, generates plural partial products of which are multiplied a multiplicand of BCD and the plural groups of multiplier over successive cycles and adds them to an intermediate product which is a summation of the previously generated partial products. The addition of the partial product and the intermediate product is made by a carry save adder. At a first cycle, the intermediate product is set to zero, and the addition of 6 is made to each digit of either one of the intermediate product sum and the partial product, and the addition of the partial product and the intermediate product is made by a carry save adder loop over successive cycles.Type: GrantFiled: June 27, 1984Date of Patent: June 30, 1987Assignee: Hitachi, Ltd.Inventors: Toru Ohtsuki, Yoshio Oshima, Sako Ishikawa, Hideaki Yabe, Masaharu Fukuta
-
Patent number: 4635220Abstract: A binary coded decimal number division apparatus in which a quotient represented in a binary coded decimal notation is determined on digit-by-digit basis by using a quotient prediction table and a group of multiple value registers and in which a predicted quotient read out from the quotient prediction table is used intact when the predicted quotient is correct while otherwise the predicted quotient is decremented by one, wherein the values stored in the quotient prediction table together with redundant bit are previously modified to (0110).sub.2 to (1111).sub.2 in the binary coded decimal representation. The multiple value register is selected by using three of the four bits of the modified predicted quotient, while upon determination of the quotient, the value used for modification is subtracted from the output value of the quotient prediction table to thereby derive the predicted quotient of one digit.Type: GrantFiled: November 8, 1983Date of Patent: January 6, 1987Assignee: Hitachi, Ltd.Inventors: Hideaki Yabe, Yoshio Oshima, Sako Ishikawa, Toru Ohtsuki, Masaharu Fukuta
-
Patent number: 4603397Abstract: In preparation of addresses of a quotient prediction table used in a binary coded decimal number division scheme with predetermined bits of a dividend and a divisor in binary coded decimal representation, the addresses are modified with the redundant bits. The absolute bit number for the addresses is thus decreased, whereby data quantity and hence capacity of RAM required for implementing the quotient prediction table can be significantly reduced, while satisfactory function of the quotient prediction table being assured. The apparatus for the binary coded decimal number division is implemented inexpensively in a small size.Type: GrantFiled: January 31, 1983Date of Patent: July 29, 1986Assignee: Hitachi, Ltd.Inventors: Toru Ohtsuki, Yoshio Oshima, Sako Ishikawa, Masaharu Fukuta
-
Patent number: 4543641Abstract: A multiplier device comprising hold means for holding the result of addition, block product means for producing k block products each having 2n bits, where n is an integer equal to or greater than 2, the k block products being formed by multiplying each block by n bits, k blocks being obtained by dividing a multiplicand at intervals of n bits from the least significant bit of the multiplicand, and adder means for adding two groups of block products to the output of the hold means, the two groups of block products consisting of alternate block products out of the k block products from the block product means.Type: GrantFiled: January 26, 1983Date of Patent: September 24, 1985Assignee: Hitachi, Ltd.Inventors: Masaharu Fukuta, Yoshio Oshima, Sako Ishikawa, Toru Ohtsuki