Patents by Inventor Toru Shiomi
Toru Shiomi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6818983Abstract: To provide a semiconductor memory device that can be mounted on both sides of a circuit board having a relatively simple wiring pattern and can be manufactured at a low cost, the semiconductor memory chip of the present invention includes a plurality of memory cells, a control circuit formed on a semiconductor substrate, a plurality of electrode pads are formed on one of the principal planes for the purpose of input and output of signals to/from the control circuit, wherein at least a pair of the electrode pads consist of selective connection electrode pads that can drive the control circuit by selecting and connecting either one thereof, and the two selective connection electrode pads are disposed on both sides of a longitudinal or lateral chip centerline on the one principal plane.Type: GrantFiled: June 24, 2002Date of Patent: November 16, 2004Assignee: Renesas Technology Corp.Inventor: Toru Shiomi
-
Publication number: 20030042623Abstract: To provide a semiconductor memory device that can be mounted on both sides of a circuit board having a relatively simple wiring pattern and can be manufactured at a low cost, the semiconductor memory chip of the present invention includes a plurality of memory cells, a control circuit formed on a semiconductor substrate, a plurality of electrode pads are formed on one of the principal planes for the purpose of input and output of signals to/from the control circuit, wherein at least a pair of the electrode pads consist of selective connection electrode pads that can drive the control circuit by selecting and connecting either one thereof, and the two selective connection electrode pads are disposed on both sides of a longitudinal or lateral chip centerline on the one principal plane.Type: ApplicationFiled: June 24, 2002Publication date: March 6, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Toru Shiomi
-
Patent number: 6466506Abstract: A power supply potential GNDP as a substrate potential of two N-channel MOS transistors constructing an SRAM transistor memory cell is enabled to be controlled independent of a ground potential GNDM as a source potential of the N-channel MOS transistors. In the case where a standby current failure occurs, by weakening the driving ability of the N-channel MOS transistors by a substrate effect, the failure can be found in a functional test. A defective memory cell as a cause of the standby current failure, in which a small leak occurs can be specified and is replaced by a redundant memory cell, thereby enabling the yield to be improved.Type: GrantFiled: February 27, 2001Date of Patent: October 15, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Toru Shiomi
-
Patent number: 6385081Abstract: A semiconductor integrated circuit identifies and salvages defective memory cells producing a dc current error, such as a standby current fault, and thereby improves semiconductor chip yield. During the wafer test stage of the manufacturing process, a positive and negative supply voltage are both applied to the two inverter circuits 8, 9 of the SRAM memory cell 1 to detect defective memory cells where a microshort occurs. The fuse inserted the supply line of the detected defective memory cell is then broken to interrupt applying a positive or negative supply voltage to the defective memory cell, and a redundant memory cell provided in the memory cell array is substituted for the defective memory cell.Type: GrantFiled: March 15, 2001Date of Patent: May 7, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Toru Shiomi
-
Publication number: 20020034093Abstract: A power supply potential GNDP as a substrate potential of two N-channel MOS transistors constructing an SRAM transistor memory cell is enabled to be controlled independent of a ground potential GNDM as a source potential of the N-channel MOS transistors. In the case where a standby current failure occurs, by weakening the driving ability of the N-channel MOS transistors by a substrate effect, the failure can be found in a functional test. A defective memory cell as a cause of the standby current failure, in which a small leak occurs can be specified and is replaced by a redundant memory cell, thereby enabling the yield to be improved.Type: ApplicationFiled: February 27, 2001Publication date: March 21, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Toru Shiomi
-
Publication number: 20020027801Abstract: A semiconductor integrated circuit identifies and salvages defective memory cells producing a dc current error, such as a standby current fault, and thereby improves semiconductor chip yield. During the wafer test stage of the manufacturing process, a positive and negative supply voltage are both applied to the two inverter circuits 8, 9 of the SRAM memory cell 1 to detect defective memory cells where a microshort occurs. The fuse inserted the supply line of the detected defective memory cell is then broken to interrupt applying a positive or negative supply voltage to the defective memory cell, and a redundant memory cell provided in the memory cell array is substituted for the defective memory cell.Type: ApplicationFiled: March 15, 2001Publication date: March 7, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Toru Shiomi
-
Patent number: 6314037Abstract: In an input buffer circuit, a second stage includes a BiNMOS non-inverter and a CMOS inverter, and a driver circuit includes BiNMOS push-pull circuits.Type: GrantFiled: September 8, 2000Date of Patent: November 6, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Shiomi, Shigeki Ohbayashi
-
Semiconductor memory device capable of performing data reading/writing in units of plurality of bits
Patent number: 6272058Abstract: In a cache memory, when column address signals designating a defective column of a tag memory are input, a control circuit may inactivate the tag memory and control a switch circuit so that a spare data input/output terminal of a data memory is coupled to a data bus between the tag memory and a logic circuit. Compared to the conventional case in which a defective column of the tag memory is only replaceable by a spare column within the same tag memory, the degree of freedom in redundancy, and also the yield increase.Type: GrantFiled: August 25, 2000Date of Patent: August 7, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Toru Shiomi -
Patent number: 6141269Abstract: In an input buffer circuit, a second stage includes a BiNMOS non-inverter and a CMOS inverter, and a driver circuit includes BiNMOS push-pull circuits.Type: GrantFiled: July 19, 1999Date of Patent: October 31, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Shiomi, Shigeki Ohbayashi
-
Patent number: 5687111Abstract: A pair of driving bipolar transistors of a lateral type T1 and T2 have emitters coupled to a ground potential, collectors connected to a pair of highly resistive elements R1 and R2. Highly resistive elements R1 and R2 have respective other ends coupled to power supply potential V.sub.CC, and bases and collectors of transistors T1 and T2 are cross-connected to each other, thereby forming a flipflop circuit. Access MOS transistors Q3 and Q4 having a gate potential controlled by word line WL are each connected to form a conduction path between one of storage nodes A and B and one of the pair of bit lines BL and /BL.Type: GrantFiled: March 1, 1996Date of Patent: November 11, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tomohisa Wada, Kunihiko Kozaru, Toru Shiomi
-
Patent number: 5583460Abstract: An improved output driver circuit for a semiconductor integrated circuit device, wherein a stepped control voltage generation circuit is connected to the gate of a driving transistor for driving an output terminal DQ. The stepped control voltage generation circuit responds to an applied input data signal to provide a stepped control voltage changing in a stepped form including a plurality of steps to the gate of the driving transistor. The driving transistor therefore changes its state on a step by step basis from a cut off state to a conduction state. Thus, sharp change in output current flowing through the output terminal can be prevented, and noise caused by a parasitic inductance can be avoided, thus preventing an erroneous operation in the device.Type: GrantFiled: October 28, 1994Date of Patent: December 10, 1996Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshitsugu Dohi, Toru Shiomi, Yoshito Nakaoka
-
Low power ECL/MOS level converting circuit and memory device and method of converting a signal level
Patent number: 5359553Abstract: A level converting circuit comprises first and second complementary metal oxide semiconductor (CMOS) inverter circuits, and first and second N-Channel metal oxide semiconductor (NMOS) transistors. The first CMOS inverter circuit and the first transistor are connected in series between a relatively high power supply voltage and a relatively low power supply voltage. The second CMOS inverter circuit and the second NMOS transistor are connected in series between the relatively high power supply voltage and the relatively low power supply voltage. Complementary emitter coupled logic (ECL) level signals are converted into MOS level signals by the first and second CMOS inverter circuits. Current flow from the relatively high power supply voltage to the relatively low power supply voltage is inhibited by the first and second NMOS transistors. The level converting circuit can be used to interface a metal oxide semiconductor (MOS) memory cell array to a bipolar peripheral circuit.Type: GrantFiled: April 27, 1990Date of Patent: October 25, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Toru Shiomi -
Patent number: 5274597Abstract: A divided word line driving circuit applicable to a static random access memory (SRAM) employing a divided word line method is disclosed. When a divided word line is activated, the potential at the input of an inverter for driving the word line is brought to a low level. When the input signals S1 and S2 are both at a low level, the divided word line is brought to an inactive state. The input of the inverter is charged by a transistor 101 in addition to a transistor 102 which is always on. In other words, transistor 101 contributes to accelerating charging of the input of the inverter. Consequently, the potential of the divided word line is made to rise at high speed, so that access operation at high speed can be achieved. The circuit is implemented with a small number of transistors, so that it becomes also possible to enhance the degree of integration of a SRAM.Type: GrantFiled: September 30, 1991Date of Patent: December 28, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigeki Ohbayashi, Atsushi Ohba, Toru Shiomi
-
Patent number: 5225717Abstract: An input buffer circuit applicable as a BiCMOS RAM address buffer is disclosed. An improved level shift circuit 59 includes PMOS transistors 14 and 17 for bypassing emitter follower transistors 12 and 15, and NMOS transistors 13 and 16 for constituting a controllable current source Two differential amplifier circuits operating in response to an input signal having an ECL logic amplitude are provided, and emitter follower transistors 12 and 15 are driven by one of them, MOS transistors 13, 14, 16, and 17 are driven by the other. High operating speed is achieved under less current consumption, since emitter follower transistors 12 and 15, and MOS transistors 13, 14, 16, and 17 are driven, respectively.Type: GrantFiled: December 5, 1991Date of Patent: July 6, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Shiomi, Jun Takahashi
-
Patent number: 5124589Abstract: A self-timed random-access memory device includes randomly accessible memory circuitry (7), a clock generator (9) responsive to an external clock signal for generating an internal clock signal, an input circuit (8') responsive to the internal clock signal for latching and outputting a supplied input signal, an output circuit (11') responsive to the internal clock signal for latching and outputting an output from the memory device, and circuitry (81, 82, 85, 86; 115, 116, 124, 125; 135, 136, 144, 145) responsive to a through state specifying signal (TH, THM) for disabling the latch function of the input circuit and the output circuit. The memory device can be switched, in response to the through state specifying signal, between a mode operating synchronously with the externally supplied clock signal and another mode operating asynchronously with the externally supplied clock signal.Type: GrantFiled: April 25, 1991Date of Patent: June 23, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Shiomi, Shigeki Ohbayashi, Atsushi Ohba
-
Patent number: 5095355Abstract: A bipolar RAM comprising a plurality of memory cells formed of cross-coupled bipolar transistors and a peripheral bipolar circuit formed of bipolar transistor, provided with an epitaxial layer which is to be the collector region of the bipolar transistor in the memory cell portion which is thinner and has higher impurity density than the epitaxial layer which is to be the collector region of a bipolar transistor in the peripheral circuit.Type: GrantFiled: July 17, 1990Date of Patent: March 10, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Shiomi, Kakutaro Suda, Tetsuo Higuchi
-
Patent number: 5013936Abstract: A logic circuit includes an output pull up npn bipolar transistor (15; 28; 38), an output pull down pnp bipolar transistor (16; 29; 39), a first insulated gate type transistor (11, 12; 21, 22, 23, 24; 31, 32, 33, 34) for controlling the base potential of the output pull up bipolar transistor in response to an input signal, a second insulated gate type transistor (14; 25, 26, 27; 35, 36, 37) for controlling the base potential of the output pull down bipolar transistor in response to the input signal, and an impedance element (13; 18; 30; 40) for short-circuiting the base and the collector of the output pull down bipolar transistor. The impedance element is separated from the signal input terminal, and is formed by a resistance or an insulated gate type transistor operating in response to the base potential of the pull up transistor. The output pull up and pull down transistors both have collector grounded arrangement.Type: GrantFiled: July 12, 1990Date of Patent: May 7, 1991Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Shiomi, Kimio Ueda
-
Patent number: 4897820Abstract: An address buffer decoder comprises n address buffer circuits, a decoder circuit, 2.sup.n level converting circuits and 2.sup.n driver circuits. Each of the address buffer circuits has an input terminal receiving an address signal of an ECL level. The decoder circuit comprises a plurality of output terminals and a plurality of inverted output terminals in each of the address buffer circuits and a plurality of interconnections. A selecting signal of an "L" level is outputted to one of the plurality of interconnections depending on combinations of address signals inputted to the plurality of address buffer circuits. The selecting signal is converted into a signal of an MOS level by each of the level converting circuits. Current of the signal of the MOS level is amplified by each of the driver circuits. The signal of the MOS level is outputted to a corresponding selecting line.Type: GrantFiled: February 16, 1988Date of Patent: January 30, 1990Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Shiomi, Kenji Anami
-
Patent number: 4791382Abstract: A driver circuit comprises a bipolar transistor for passing current from a power supply potential V.sub.CC to an output terminal, two CMOS inverters connected between an input terminal and the output terminal, a diode for passing current from the output terminal to the input terminal, and an NMOSFET for passing current from the input terminal to a power supply potential V.sub.EE. When a signal applied to the input terminal falls from an "H" level to an "L" level, the potential of the output terminal is changed from V.sub.CC to V.sub.EE. At the time, current flows from the output terminal to the input terminal through the diode. In addition, the current flows to the power supply potential V.sub.EE through the NMOSFET. When the signal applied to the input terminal rises from the "L" level to the "H" level, the potential of the output terminal is changed from the V.sub.EE to the V.sub.CC. At that time, current flows from the power supply potential V.sub.CC to the output terminal through the bipolar transistor.Type: GrantFiled: February 16, 1988Date of Patent: December 13, 1988Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Shiomi, Kenji Anami