Patents by Inventor Toru Toyabe
Toru Toyabe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120025196Abstract: An organic thin film transistor includes an organic semiconductor layer, a source electrode and a drain electrode which are separated from each other and are individually in contact with the organic semiconductor layer, a gate insulating film which is in contact with the organic semiconductor layer between the source and drain electrodes, and a gate electrode which is opposed to the organic semiconductor layer and is in contact with the gate insulating film. In the organic thin film transistor, a high-concentration region of the organic semiconductor layer which is located near the source electrode has an impurity concentration set higher than an impurity concentration of a low-concentration region of the organic semiconductor layer, the low-concentration region being located near the gate electrode in the thickness direction of the organic semiconductor layer between the source and drain electrodes.Type: ApplicationFiled: January 18, 2010Publication date: February 2, 2012Applicant: TOYO UNIVERSITYInventors: Yasuo Wada, Toru Toyabe, Ken Tsutsui
-
Patent number: 6734501Abstract: A fully inverted type SOI-MOSFET has a channel region 18 constructed of a portion that belongs to a top silicon layer 13 and is located just under a gate electrode 15 and a source region 16 and a drain region 17, which belong to the top silicon layer 13 and are located adjacent to this channel region 18. The channel region 18 is inverted throughout the entire thickness during operation. The source region 16 has a source resistance RS, which satisfies a relation that (1/gm)>RS with respect to the mutual conductance gm of the channel region 18 itself. According to this fully inverted type SOI-MOSFET, the effective mutual conductance (Gm) can be increased.Type: GrantFiled: January 29, 2002Date of Patent: May 11, 2004Assignees: Sharp Kabushiki KaishaInventors: Takuo Sugano, Toru Toyabe, Tatsuro Hanajiri, Akira Saito, Yoshiro Akagi
-
Publication number: 20020100938Abstract: A fully inverted type SOI-MOSFET has a channel region 18 constructed of a portion that belongs to a top silicon layer 13 and is located just under a gate electrode 15 and a source region 16 and a drain region 17, which belong to the top silicon layer 13 and are located adjacent to this channel region 18. The channel region 18 is inverted throughout the entire thickness during operation. The source region 16 has a source resistance RS, which satisfies a relation that (1/gm)>RS with respect to the mutual conductance gm of the channel region 18 itself. According to this fully inverted type SOI-MOSFET, the effective mutual conductance (Gm) can be increased.Type: ApplicationFiled: January 29, 2002Publication date: August 1, 2002Inventors: Takuo Sugano, Toru Toyabe, Tatsuro Hanajiri, Akira Saito, Yoshiro Akagi
-
Patent number: 5422496Abstract: An interband single-electron tunnel/transistor utilizes an interband single-electron tunneling phenomenon between a valence band and a conduction band through a p-n junction. The transistor includes the combination of microcapacities as fundamental constituent elements each formed by joining a p-type semiconductor material doped with an impurity in the degree of concentration with which a Fermi level overlaps a valence band and an n-type semiconductor material doped with an impurity in the degree of concentration with which the Fermi level overlaps a conduction band. The microcapacity includes a p-n junction having a junction area with which interband electron tunneling is inhibited due to Coulomb blockade.Type: GrantFiled: September 8, 1993Date of Patent: June 6, 1995Assignee: Hitachi, Ltd.Inventors: Shiroo Kamohara, Toru Toyabe, Kozo Katayama, Shuichi Yamamoto, Sigeo Ihara
-
Patent number: 5408116Abstract: A finely structured grooved gate transistor of which the threshold voltage does not decrease in spite of the small size and of which the threshold voltage of the transistor can be adjusted by shape. The shape of a groove corner of the transistor as a semiconductor device is contained in a concentric circle having a radius of curvature r.+-.L/5 (L: channel length) and the radius of curvature r, i.e., the geometric parameter has a relationship with the doping concentration as shown in FIG. 1B. Alternatively, the average (a+b)/2 (geometric parameter) of the sum of the two sides opposite the right angle of a right triangle formed of a straight line in contact with the gate bottom in parallel to the substrate surface of a grooved gate transistor, a perpendicular line to the substrate bottom surface from the source and drain ends at a portion formed with a channel and a straight line in contact with the groove corner has a relationship with the doping concentration as shown in FIG. 1B.Type: GrantFiled: August 9, 1993Date of Patent: April 18, 1995Assignee: Hitachi, Ltd.Inventors: Junko Tanaka, Toru Toyabe, Shin'ichiro Kimura, Hiromasa Noda, Sigeo Ihara, Kiyoo Itoh, Yasushi Gotoh
-
Patent number: 5258625Abstract: An interband single-electron tunnel transistor utilizes an interband single-electron tunneling phenomenon between a valence band and a conduction band through a p-n junction. The transistor includes the combination of microcapacities as fundamental constituent elements each formed by joining a p-type semiconductor material doped with an impurity in the degree of concentration with which a Fermi level overlaps a valence band and an n-type semiconductor material doped with an impurity in the degree of concentration with which the Fermi level overlaps a conduction band. The microcapacity includes a p-n junction having a junction area with which interband electron tunneling is inhibited due to Coulomb blockade.Type: GrantFiled: October 15, 1992Date of Patent: November 2, 1993Assignee: Hitachi, Ltd.Inventors: Shiroo Kamohara, Toru Toyabe, Kozo Katayama, Shuichi Yamamoto, Sigeo Ihara
-
Patent number: 4998155Abstract: A radiation-hardened semiconductor device including a bipolar transistor is disclosed in which a highly-doped layer equal in conductivity type to and larger in impurity concentration than the base region of the transistor is formed in that portion of the surface of the base region which exists beneath an insulating film, to prevent minority carriers injected into the base region, from reaching the above-mentioned surface portion. Thus, the injected minority carriers can reach a collector region without being extinguished by the recombination at the surface of the base region.Type: GrantFiled: July 13, 1987Date of Patent: March 5, 1991Assignee: Director-General of the Agency of Industrial Science and TechnologyInventors: Kikuo Watanabe, Tohru Nakamura, Toru Toyabe, Takahiro Okabe, Minoru Nagata
-
Patent number: 4429326Abstract: An I.sup.2 L type nonvolatile memory of this invention has a structure wherein a floating gate is disposed through an insulating film on the surface of a semiconductor layer in the vicinity of a base region of an NPN transistor in an I.sup.2 L. The I.sup.2 L type nonvolatile memory of this invention controls current to flow through the base region of the NPN transistor of the I.sup.2 L, by means of charges to be stored in the floating gate. That is, the collector output current of the NPN transistor of the I.sup.2 L is modulated in dependence on the presence or absence of a channel underneath the floating gate as is generated depending on the presence or absence of charges within the floating gate and the polarity of the charges. As a result, the variation of the base current appears as an output signal at a collector terminal of the NPN transistor of the I.sup.2 L, and data stored in the floating gate can be read out.Type: GrantFiled: November 21, 1979Date of Patent: January 31, 1984Assignee: Hitachi, Ltd.Inventors: Tomoyuki Watanabe, Kenji Kaneko, Tohru Nakamura, Yutaka Okada, Takahiro Okabe, Minoru Nagata, Yokichi Itoh, Toru Toyabe
-
Patent number: 4172260Abstract: In an insulated gate field effect transistor having a source region and a drain region of the P-conductivity type which are disposed in surface portions of a semiconductor substrate of the N-conductivity type in a manner to be spaced apart from each other, a gate electrode being disposed through an insulating film on the substrate between the source region and the drain region, an insulated gate field effect transistor wherein said drain region is disposed apart from said gate electrode, two regions of an intermediate region and a high resistance region which are of the P-conductivity type and which successively extend from said drain region towards the side of said gate electrode are disposed in surface portions of the substrate situated between said drain region and said gate electrode, said intermediate region having an impurity concentration lower than that of said drain region, said high resistance region having an impurity concentration lower than that of said intermediate region, and a source electrodeType: GrantFiled: November 21, 1977Date of Patent: October 23, 1979Assignee: Hitachi, Ltd.Inventors: Takeaki Okabe, Isao Yoshida, Shikayuki Ochi, Hidefumi Itoh, Masatomo Furumi, Toru Toyabe, Mineo Katsueda, Yukio Shirota