Patents by Inventor Toshihiko Ochiai
Toshihiko Ochiai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11733976Abstract: The objective of the present invention is to provide a software creating device and the like with which labor savings can be made when creating software. A software creating device according to the present invention creates software for controlling equipment such as a certification photograph machine. The software creating device 1 includes, for example: a storage part for storing a plurality of basic modules for executing each of a plurality of processes; and a software creating part for employing the basic modules to perform deep reinforcement learning to create, by part of a combination of the basic modules, software for consecutively performing the plurality of processes in equipment such as a certification photograph machine.Type: GrantFiled: November 5, 2020Date of Patent: August 22, 2023Assignee: DAI NIPPON PRINTING CO., LTD.Inventor: Toshihiko Ochiai
-
Publication number: 20220236956Abstract: A software creating device and the like can save labor when creating software. A software creating device can create software for controlling equipment such as a certification photograph machine. The software creating device includes, for example: a storage part for storing a plurality of basic modules for executing each of a plurality of processes; and a software creating part for employing the basic modules to perform deep reinforcement learning to create, by part of a combination of the basic modules, software for consecutively performing the plurality of processes in equipment such as a certification photograph machine.Type: ApplicationFiled: November 5, 2020Publication date: July 28, 2022Applicant: DAI NIPPON PRINTING CO., LTD.Inventor: Toshihiko OCHIAI
-
Patent number: 10347552Abstract: A semiconductor device includes first and second semiconductor components mounted on an interposer mounted on a wiring substrate, and electrically connected to each other via the interposer. Also, a plurality of wiring layers of the interposer include first, second and third wiring layers which are stacked in order from a main surface side to be a reference. In addition, in a first region of the interposer sandwiched between the first semiconductor component and the second semiconductor component, a ratio of a reference potential wiring in the third wiring layer is higher than a ratio of a reference potential wiring in the first wiring layer. Further, in the first region, a ratio of a signal wiring in the first wiring layer is higher than a ratio of a signal wiring in the third wiring layer.Type: GrantFiled: January 25, 2018Date of Patent: July 9, 2019Assignee: Renesas Electronics CorporationInventors: Ryuichi Oikawa, Toshihiko Ochiai, Shuuichi Kariyazaki, Yuji Kayashima, Tsuyoshi Kida
-
Patent number: 10062655Abstract: A semiconductor device includes a TSV that penetrates a silicon substrate. A seal ring is provided from a first low relative permittivity film that is closest to the silicon substrate to a second low relative permittivity film that is farthest from the silicon substrate. The seal ring is formed to surround the TSV in bird's eye view on the silicon substrate from a wafer front surface. This achieves suppression of generation or progress of a crack in a low relative permittivity film in a semiconductor device including the low relative permittivity film and a TSV.Type: GrantFiled: May 3, 2017Date of Patent: August 28, 2018Assignee: Renesas Electronics CorporationInventor: Toshihiko Ochiai
-
Patent number: 10026700Abstract: A semiconductor device includes a TSV that penetrates a silicon substrate. A seal ring is provided from a first low relative permittivity film that is closest to the silicon substrate to a second low relative permittivity film that is farthest from the silicon substrate. The seal ring is formed to surround the TSV in bird's eye view on the silicon substrate from a wafer front surface. This achieves suppression of generation or progress of a crack in a low relative permittivity film in a semiconductor device including the low relative permittivity film and a TSV.Type: GrantFiled: May 3, 2017Date of Patent: July 17, 2018Assignee: Renesas Electronics CorporationInventor: Toshihiko Ochiai
-
Publication number: 20180151460Abstract: A semiconductor device includes first and second semiconductor components mounted on an interposer mounted on a wiring substrate, and electrically connected to each other via the interposer. Also, a plurality of wiring layers of the interposer include first, second and third wiring layers which are stacked in order from a main surface side to be a reference. In addition, in a first region of the interposer sandwiched between the first semiconductor component and the second semiconductor component, a ratio of a reference potential wiring in the third wiring layer is higher than a ratio of a reference potential wiring in the first wiring layer. Further, in the first region, a ratio of a signal wiring in the first wiring layer is higher than a ratio of a signal wiring in the third wiring layer.Type: ApplicationFiled: January 25, 2018Publication date: May 31, 2018Applicant: Renesas Electronics CorporationInventors: Ryuichi OIKAWA, Toshihiko OCHIAI, Shuuichi KARIYAZAKI, Yuji KAYASHIMA, Tsuyoshi KIDA
-
Patent number: 9917026Abstract: A semiconductor device includes first and second semiconductor components mounted on an interposer mounted on a wiring substrate, and electrically connected to each other via the interposer. Also, a plurality of wiring layers of the interposer include first, second and third wiring layers which are stacked in order from a main surface side to be a reference. In addition, in a first region of the interposer sandwiched between the first semiconductor component and the second semiconductor component, a ratio of a reference potential wiring in the third wiring layer is higher than a ratio of a reference potential wiring in the first wiring layer. Further, in the first region, a ratio of a signal wiring in the first wiring layer is higher than a ratio of a signal wiring in the third wiring layer.Type: GrantFiled: December 24, 2014Date of Patent: March 13, 2018Assignee: Renesas Electronics CorporationInventors: Ryuichi Oikawa, Toshihiko Ochiai, Shuuichi Kariyazaki, Yuji Kayashima, Tsuyoshi Kida
-
Publication number: 20170236789Abstract: A semiconductor device includes a TSV that penetrates a silicon substrate. A seal ring is provided from a first low relative permittivity film that is closest to the silicon substrate to a second low relative permittivity film that is farthest from the silicon substrate. The seal ring is formed to surround the TSV in bird's eye view on the silicon substrate from a wafer front surface. This achieves suppression of generation or progress of a crack in a low relative permittivity film in a semiconductor device including the low relative permittivity film and a TSV.Type: ApplicationFiled: May 3, 2017Publication date: August 17, 2017Inventor: Toshihiko OCHIAI
-
Publication number: 20170213776Abstract: A semiconductor device includes first and second semiconductor components mounted on an interposer mounted on a wiring substrate, and electrically connected to each other via the interposer. Also, a plurality of wiring layers of the interposer include first, second and third wiring layers which are stacked in order from a main surface side to be a reference. In addition, in a first region of the interposer sandwiched between the first semiconductor component and the second semiconductor component, a ratio of a reference potential wiring in the third wiring layer is higher than a ratio of a reference potential wiring in the first wiring layer. Further, in the first region, a ratio of a signal wiring in the first wiring layer is higher than a ratio of a signal wiring in the third wiring layer.Type: ApplicationFiled: December 24, 2014Publication date: July 27, 2017Applicant: Renesas Electronics CorporationInventors: Ryuichi OIKAWA, Toshihiko OCHIAI, Shuuichi KARIYAZAKI, Yuji KAYASHIMA, Tsuyoshi KIDA
-
Patent number: 9673153Abstract: A semiconductor device includes a TSV that penetrates a silicon substrate. A seal ring is provided from a first low relative permittivity film that is closest to the silicon substrate to a second low relative permittivity film that is farthest from the silicon substrate. The seal ring is formed to surround the TSV in bird's eye view on the silicon substrate from a wafer front surface. This achieves suppression of generation or progress of a crack in a low relative permittivity film in a semiconductor device including the low relative permittivity film and a TSV.Type: GrantFiled: November 12, 2013Date of Patent: June 6, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Toshihiko Ochiai
-
Patent number: 9274474Abstract: The fixing device includes a rotary member for contacting the unfixed toner image, a pressure member for forming the nip portion by contacting the rotary member, and a cover for covering the rotary member with a space between the rotary member and the cover. In a cross section of the fixing device, the cross section being orthogonal to a generatrix direction of the rotary member, the shortest distance (H) between the nip portion and a farthest surface portion of the rotary member farthest away from a surface portion forming the nip portion of the rotary member, the maximum width (W) of the rotary member in the conveyance direction of the recording member, and an area (S) of the space in a range of the maximum width W in the cross section satisfy with a relationship of S/W?0.7×H.Type: GrantFiled: September 10, 2014Date of Patent: March 1, 2016Assignee: Canon Kabushiki KaishaInventors: Masahito Omata, Shoichiro Ikegami, Masahiko Suzumi, Terutaka Endo, Takeshi Niimura, Takehiko Suzuki, Toshihiko Ochiai
-
Publication number: 20150086253Abstract: The fixing device includes a rotary member for contacting the unfixed toner image, a pressure member for forming the nip portion by contacting the rotary member, and a cover for covering the rotary member with a space between the rotary member and the cover, wherein in a cross section of the fixing device, the cross section being orthogonal to a generatrix direction of the rotary member, wherein a shortest distance (H) between the nip portion and a farthest surface portion of the rotary member farthest away from a surface portion forming the nip portion of the rotary member, a maximum width (W) of the rotary member in the conveyance direction of the recording member, and an area (S) of the space in a range of the maximum width W in the cross section satisfy with a relationship of S/W?0.7×H.Type: ApplicationFiled: September 10, 2014Publication date: March 26, 2015Inventors: Masahito Omata, Shoichiro Ikegami, Masahiko Suzumi, Terutaka Endo, Takeshi Niimura, Takehiko Suzuki, Toshihiko Ochiai
-
Publication number: 20140167286Abstract: A semiconductor device includes a TSV that penetrates a silicon substrate. A seal ring is provided from a first low relative permittivity film that is closest to the silicon substrate to a second low relative permittivity film that is farthest from the silicon substrate. The seal ring is formed to surround the TSV in bird's eye view on the silicon substrate from a wafer front surface. This achieves suppression of generation or progress of a crack in a low relative permittivity film in a semiconductor device including the low relative permittivity film and a TSV.Type: ApplicationFiled: November 12, 2013Publication date: June 19, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Toshihiko OCHIAI
-
Patent number: 8618579Abstract: To provide a circuit layout design method that can prevent degradation of the circuit reliability even in highly miniaturized circuit cells. In order to prevent noise from a power supply potential or a reference potential with a large potential difference from affecting a gate electrode and causing a malfunction, a first plug connected to the gate electrode and a second plug to which the power supply potential or the reference potential is supplied are required to be spaced from each other by a distance sufficient for the noise from the power supply potential or the reference potential not to affect the first plug. To this end, among the second plugs placed at equal intervals under the wiring, only the second plug placed at a layout position that is not sufficiently spaced from the first plug is deleted at the time of planar layout design.Type: GrantFiled: November 16, 2012Date of Patent: December 31, 2013Assignee: Renesas Electronics CorporationInventors: Hiroharu Shimizu, Masakazu Nishibori, Toshihiko Ochiai
-
Patent number: 8354697Abstract: To provide a circuit layout design method that can prevent degradation of the circuit reliability even in highly miniaturized circuit cells. In order to prevent noise from a power supply potential or a reference potential with a large potential difference from affecting a gate electrode and causing a malfunction, a first plug connected to the gate electrode and a second plug to which the power supply potential or the reference potential is supplied are required to be spaced from each other by a distance sufficient for the noise from the power supply potential or the reference potential not to affect the first plug. To this end, among the second plugs placed at equal intervals under the wiring, only the second plug placed at a layout position that is not sufficiently spaced from the first plug is deleted at the time of planar layout design.Type: GrantFiled: September 22, 2011Date of Patent: January 15, 2013Assignee: Renesas Electronics CorporationInventors: Hiroharu Shimizu, Masakazu Nishibori, Toshihiko Ochiai
-
Publication number: 20120007189Abstract: To provide a circuit layout design method that can prevent degradation of the circuit reliability even in highly miniaturized circuit cells. In order to prevent noise from a power supply potential or a reference potential with a large potential difference from affecting a gate electrode and causing a malfunction, a first plug connected to the gate electrode and a second plug to which the power supply potential or the reference potential is supplied are required to be spaced from each other by a distance sufficient for the noise from the power supply potential or the reference potential not to affect the first plug. To this end, among the second plugs placed at equal intervals under the wiring, only the second plug placed at a layout position that is not sufficiently spaced from the first plug is deleted at the time of planar layout design.Type: ApplicationFiled: September 22, 2011Publication date: January 12, 2012Inventors: HIROHARU SHIMIZU, Masakazu Nishibori, Toshihiko Ochiai
-
Patent number: 8043900Abstract: To provide a circuit layout design method that can prevent degradation of the circuit reliability even in highly miniaturized circuit cells. In order to prevent noise from a power supply potential or a reference potential with a large potential difference from affecting a gate electrode and causing a malfunction, a first plug connected to the gate electrode and a second plug to which the power supply potential or the reference potential is supplied are required to be spaced from each other by a distance sufficient for the noise from the power supply potential or the reference potential not to affect the first plug. To this end, among the second plugs placed at equal intervals under the wiring, only the second plug placed at a layout position that is not sufficiently spaced from the first plug is deleted at the time of planar layout design.Type: GrantFiled: August 23, 2009Date of Patent: October 25, 2011Assignee: Renesas Electronics CorporationInventors: Hiroharu Shimizu, Masakazu Nishibori, Toshihiko Ochiai
-
Publication number: 20100059794Abstract: To provide a circuit layout design method that can prevent degradation of the circuit reliability even in highly miniaturized circuit cells. In order to prevent noise from a power supply potential or a reference potential with a large potential difference from affecting a gate electrode and causing a malfunction, a first plug connected to the gate electrode and a second plug to which the power supply potential or the reference potential is supplied are required to be spaced from each other by a distance sufficient for the noise from the power supply potential or the reference potential not to affect the first plug. To this end, among the second plugs placed at equal intervals under the wiring, only the second plug placed at a layout position that is not sufficiently spaced from the first plug is deleted at the time of planar layout design.Type: ApplicationFiled: August 23, 2009Publication date: March 11, 2010Inventors: Hiroharu SHIMIZU, Masakazu Nishibori, Toshihiko Ochiai
-
Patent number: 7280775Abstract: An image-forming apparatus includes a movable lever which functions as a recording medium detector for detecting the passage of a recording medium and a temperature detecting portion provided on the movable lever. The temperature of the recording medium is detected without providing an additional space for a sensor for detecting the temperature of the recording medium.Type: GrantFiled: February 11, 2005Date of Patent: October 9, 2007Assignee: Canon Kabushiki KaishaInventors: Yutaka Kubochi, Eiichiro Kimizuka, Fumiki Inui, Satoru Izawa, Masataka Mochiduki, Toshihiko Ochiai, Takao Kawadu, Koji Nihonyanagi, Shinji Hashiguchi
-
Patent number: 7215899Abstract: According to the present invention, a temperature sensing part of temperature sensing means is arranged to come into contact with the surface opposite to the image surface of a recording material at the time of one-sided printing without providing such an opposed member that comes into contact with the image surface of the recording material at least in a position corresponding to the position of the temperature sensing part that is in contact with the recording material.Type: GrantFiled: February 23, 2005Date of Patent: May 8, 2007Assignee: Canon Kabushiki KaishaInventors: Eiichiro Kimizuka, Yutaka Kubochi, Fumiki Inui, Eiji Uekawa, Akihito Kanamori, Satoru Izawa, Masataka Mochiduki, Toshihiko Ochiai, Koji Nihonyanagi, Shinji Hashiguchi