Patents by Inventor Toshihiro Kougami
Toshihiro Kougami has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8384466Abstract: A semiconductor device includes an electric fuse circuit and a program protective circuit. The electric fuse circuit includes a fuse element and a transistor connected together in series and placed between a program power supply and a grounding, and controlling sections. The program protective circuit is placed in parallel with the electric fuse circuit and between the program power supply and the grounding. When a surge voltage is applied between the program power supply and the grounding, the foregoing structure allows a part of a surge electric current can flow through the program protective circuit.Type: GrantFiled: March 12, 2012Date of Patent: February 26, 2013Assignee: Panasonic CorporationInventors: Toshiaki Kawasaki, Yasuhiro Agata, Masanori Shirahama, Toshihiro Kougami, Katsuya Arai
-
Patent number: 8232600Abstract: A semiconductor integrated circuit includes: a well 35 of a first conductivity type formed on a substrate 37; a first external terminal 10, a second external terminal 11, and a third external terminal 12 provided above the substrate 37; a first protection circuit 20 provided on an electrical path between the first external terminal 10 and the second external terminal 11; a second protection circuit 21 provided on an electrical path between the second external terminal 11 and the third external terminal 12; and a third protection circuit 22 provided on an electrical path between the third external terminal 12 and the first external terminal 10. A guard ring 40 is formed continuously in the well to surround at least two circuits among the first, second, and third protection circuits 20, 21, and 22, formed on the well 35.Type: GrantFiled: February 23, 2010Date of Patent: July 31, 2012Assignee: Panasonic CorporationInventors: Katsuya Arai, Toshihiro Kougami, Hiroaki Yabu
-
Publication number: 20120169402Abstract: A semiconductor device includes an electric fuse circuit and a program protective circuit. The electric fuse circuit includes a fuse element and a transistor connected together in series and placed between a program power supply and a grounding, and controlling sections. The program protective circuit is placed in parallel with the electric fuse circuit and between the program power supply and the grounding. When a surge voltage is applied between the program power supply and the grounding, the foregoing structure allows a part of a surge electric current can flow through the program protective circuit.Type: ApplicationFiled: March 12, 2012Publication date: July 5, 2012Applicant: PANASONIC CORPORATIONInventors: TOSHIAKI KAWASAKI, YASUHIRO AGATA, MASANORI SHIRAHAMA, TOSHIHIRO KOUGAMI, KATSUYA ARAI
-
Patent number: 8203184Abstract: A semiconductor integrated circuit includes: a well 35 of a first conductivity type formed on a substrate 37; a first external terminal 10, a second external terminal 11, and a third external terminal 12 provided above the substrate 37; a first protection circuit 20 provided on an electrical path between the first external terminal 10 and the second external terminal 11; a second protection circuit 21 provided on an electrical path between the second external terminal 11 and the third external terminal 12; and a third protection circuit 22 provided on an electrical path between the third external terminal 12 and the first external terminal 10. A guard ring 40 is formed continuously in the well to surround at least two circuits among the first, second, and third protection circuits 20, 21, and 22, formed on the well 35.Type: GrantFiled: February 23, 2010Date of Patent: June 19, 2012Assignee: Panasonic CorporationInventors: Katsuya Arai, Toshihiro Kougami, Hiroaki Yabu
-
Publication number: 20110102954Abstract: A semiconductor integrated circuit includes a first functional circuit block; a second functional circuit block; a relay circuit block; a first protection circuit block; and a second protection circuit block. The first protection circuit block includes an ESD protection circuit connected between either one of a first high-voltage power supply line and a first low-voltage power supply line, and either one of a third high-voltage power supply line and a third low-voltage power supply line. The second protection circuit block includes an ESD protection circuit connected between either one of a second high-voltage power supply line and a second low-voltage power supply line, and either one of the third high-voltage power supply line and the third low-voltage power supply line.Type: ApplicationFiled: June 21, 2010Publication date: May 5, 2011Inventors: Katsuya ARAI, Toshihiro Kougami
-
Publication number: 20100207163Abstract: A semiconductor device includes a protected circuit and an electrostatic-discharge protection circuit. The electrostatic-discharge protection circuit includes a first well of a first conductivity type and a second well of a second conductivity type formed in contact with each other in a semiconductor substrate, a first impurity diffusion layer of the first conductivity type and a third impurity diffusion layer of the second conductivity type formed apart from each other in the first well, and a second impurity diffusion layer of the second conductivity type and a fourth impurity diffusion layer of the first conductivity type formed apart from each other in the second well. The second and the third impurity diffusion layers are formed adjacent to each other interposing an element isolation region provided across a border between the first and the second wells.Type: ApplicationFiled: April 30, 2010Publication date: August 19, 2010Applicant: PANASONIC CORPORATIONInventors: Hiroaki YABU, Katsuya Arai, Toshihiro Kougami
-
Publication number: 20100148267Abstract: A semiconductor integrated circuit includes: a well 35 of a first conductivity type formed on a substrate 37; a first external terminal 10, a second external terminal 11, and a third external terminal 12 provided above the substrate 37; a first protection circuit 20 provided on an electrical path between the first external terminal 10 and the second external terminal 11; a second protection circuit 21 provided on an electrical path between the second external terminal 11 and the third external terminal 12; and a third protection circuit 22 provided on an electrical path between the third external terminal 12 and the first external terminal 10. A guard ring 40 is formed continuously in the well to surround at least two circuits among the first, second, and third protection circuits 20, 21, and 22, formed on the well 35.Type: ApplicationFiled: February 23, 2010Publication date: June 17, 2010Applicant: PANASONIC CORPORATIONInventors: Katsuya ARAI, Toshihiro Kougami, Hiroaki Yabu
-
Patent number: 7440248Abstract: A semiconductor integrated circuit device includes: a protected circuit protected against electro-static discharge applied from outside the device; an SCR protection circuit having an anode terminal connected to a power line, a cathode terminal connected to a ground line and a trigger terminal; and a trigger circuit connected to the trigger terminal and including an RC circuit connected between the power line and the ground line.Type: GrantFiled: February 22, 2006Date of Patent: October 21, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Katsuya Arai, Toshihiro Kougami, Masayuki Kamei
-
Publication number: 20060209478Abstract: A semiconductor integrated circuit device includes: a protected circuit protected against electro-static discharge applied from outside the device; an SCR protection circuit having an anode terminal connected to a power line, a cathode terminal connected to a ground line and a trigger terminal; and a trigger circuit connected to the trigger terminal and including an RC circuit connected between the power line and the ground line.Type: ApplicationFiled: February 22, 2006Publication date: September 21, 2006Inventors: Katsuya Arai, Toshihiro Kougami, Masayuki Kamei