Patents by Inventor Toshinori TAMAI
Toshinori TAMAI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11782860Abstract: Provided is a unit comprising a DMAC which, on the basis of a signal outputted from a time counting part which operates in synchronization with a time counting part of a PLC, does not communicate a memory via a serial bus in a control cycle of a CPU during at least a first period overlapping a period in which the CPU communicates with the memory, and communicates with the memory via the serial bus during a second period which begins after the first period.Type: GrantFiled: March 2, 2020Date of Patent: October 10, 2023Assignee: OMRON CorporationInventor: Toshinori Tamai
-
Patent number: 11734206Abstract: Provided is a unit that causes transmission of smallest payload data to a communication interface to be in standby during a time period from a time, at which it is determined that a transmission time of smallest payload data exceeds a reference value during a control cycle, to a time at which the communication interface transmits the smallest payload data to be transmitted next after the most recent smallest payload data transmitted at the time.Type: GrantFiled: March 2, 2020Date of Patent: August 22, 2023Assignee: OMRON CorporationInventor: Toshinori Tamai
-
Publication number: 20230099487Abstract: A communication control device stores reception data received from a network in any one of a plurality of reception queues to which different priorities have been given in advance to transfer the reception data to a main memory. The communication control device includes a reference table and a selection unit. In the reference table, at least one of a source address, a destination address, and an Ethernet frame type of the reception data to be stored is defined for at least one of the plurality of reception queues. The selection unit selects a reception queue in which the reception data is to be stored with reference to the reference table using at least one of the source address, the destination address, and the Ethernet frame type of the reception data.Type: ApplicationFiled: January 18, 2021Publication date: March 30, 2023Applicant: OMRON CorporationInventor: Toshinori TAMAI
-
Publication number: 20220214986Abstract: Provided is a unit comprising a DMAC which, on the basis of a signal outputted from a time counting part which operates in synchronization with a time counting part of a PLC, does not communicate a memory via a serial bus in a control cycle of a CPU during at least a first period overlapping a period in which the CPU communicates with the memory, and communicates with the memory via the serial bus during a second period which begins after the first period.Type: ApplicationFiled: March 2, 2020Publication date: July 7, 2022Applicant: OMRON CorporationInventor: Toshinori TAMAI
-
Publication number: 20220206967Abstract: Provided is a unit that causes transmission of smallest payload data to a communication interface to be in standby during a time period from a time, at which it is determined that a transmission time of smallest payload data exceeds a reference value during a control cycle, to a time at which the communication interface transmits the smallest payload data to be transmitted next after the most recent smallest payload data transmitted at the time.Type: ApplicationFiled: March 2, 2020Publication date: June 30, 2022Applicant: OMRON CorporationInventor: Toshinori TAMAI
-
Patent number: 10885626Abstract: An identifying apparatus may include: an imaging unit configured to store multiple identifiers that are trained to identify, from images of objects, the presence or absence of a detection target included in the objects, the identifiers being stored in association with attributes of the objects, and to capture an image of a predetermined object; a specifying unit configured to specify an attribute of the predetermined object; a selecting unit configured to select, from the multiple identifiers, a first identifier stored in association with the specified attribute; an input unit configured to input the image of the predetermined object to the first identifier; and an output unit configured to output the presence or absence of the detection target included in the predetermined object, which is output from the first identifier.Type: GrantFiled: October 17, 2018Date of Patent: January 5, 2021Assignee: OMRON CorporationInventor: Toshinori Tamai
-
Patent number: 10860901Abstract: A detection system includes an image processing apparatus configured to discriminate whether or not there is a detection target contained in an object, using a discriminator, and an information processing apparatus configured to provide the discriminator to the image processing apparatus. The information processing apparatus includes an evaluation unit configured to evaluate, for each attribute, discrimination precisions of the discriminator before and after the additional training, using evaluation data associated with each of a plurality of attributes of an object, when the discriminator is additionally trained using the training data, and an output unit configured to output the discrimination precisions for each attribute.Type: GrantFiled: September 11, 2018Date of Patent: December 8, 2020Assignee: OMRON CorporationInventor: Toshinori Tamai
-
Patent number: 10776911Abstract: An information processing apparatus may include: a storage unit configured to store a plurality of classifiers that identify an object, the classifiers having different characteristics; a measurement unit configured to measure identification accuracy and execution time of each of the plurality of classifiers for a specific object; an output unit configured to output the identification accuracy and the execution time of each of the plurality of classifiers; a selection unit configured to select, from the classifiers whose identification accuracy measured by the measurement unit meets a first condition, a classifier whose execution time meets a second condition; and a setting unit configured to perform setting to cause the selected classifier to operate on an identification apparatus.Type: GrantFiled: October 17, 2018Date of Patent: September 15, 2020Assignee: OMRON CorporationInventor: Toshinori Tamai
-
Patent number: 10636132Abstract: An image processing system includes: a central processing unit (CPU); a field programmable gate array (FPGA); a storage in which a library including plural pieces of image processing executed by the CPU or the FPGA is stored; an operation unit configured to receive an operation to select at least one piece of image processing from the library and an operation to designate execution order with respect to each piece of selection target image processing selected through the selection operation; an estimator configured to estimate an execution time in each combination of execution subjects with respect to each piece of selection target image processing when the CPU or the FPGA processes each piece of selection target image processing according to the execution order; a specification unit configured to specify the combination of the execution subjects having the relatively short execution time; and a display configured to display the specified.Type: GrantFiled: October 18, 2017Date of Patent: April 28, 2020Assignee: OMRON CorporationInventor: Toshinori Tamai
-
Patent number: 10621455Abstract: An image processing system includes a central processing unit (CPU), a field programmable gate array (FPGA), a storage in which a library including plural pieces of image processing executed by the CPU or the FPGA is stored, an operation unit configured to receive an operation to select at least one pieces of image processing from the library and an operation to designate execution order for each piece of selection target image processing selected by the selection operation; and a display configured to display each piece of selection target image processing in the execution order. The operation unit further receives an operation to designate one of the CPU and the FPGA as an execution subject for each piece of selection target image processing displayed on the display.Type: GrantFiled: October 17, 2017Date of Patent: April 14, 2020Assignee: OMRON CorporationInventor: Toshinori Tamai
-
Patent number: 10474124Abstract: An image processing system which can execute various image processings in an operation process of a robot is provided. The image processing system includes: a robot for performing a predetermined operation on a workpiece; a photographing unit for photographing the workpiece; an acquisition unit for acquiring a position of the robot; a field programmable gate array (FPGA) for reconfiguring an internal circuit configuration; a storage unit for storing area information where circuit information for implementing predetermined image processing on an image obtained from the photographing unit as information for defining the circuit configuration of the FPGA is defined for each operation area of the robot; and a reconfiguration unit for reconfiguring the circuit configuration of the FPGA with the circuit information associated with the operation area based on that a position of the robot sequentially acquired by the acquisition unit belongs to one operation area defined in the area information.Type: GrantFiled: November 22, 2017Date of Patent: November 12, 2019Assignee: OMRON CorporationInventor: Toshinori Tamai
-
Patent number: 10440264Abstract: An image processing system can specify storage locations of necessary functions even when a user-set process flow has been updated. The image processing system includes a setting device and an image processing device. The image processing device includes a storage device and a field programmable gate array (FPGA). The setting device includes a generation part that generates storage location information defining a storage location in the storage part for each of image processing programs to be selected, which have been selected from a library, and a transmission part that transmits the image processing programs to be selected, a process flow defining an execution order of the image processing programs, and the storage location information to the image processing device. The image processing device includes a rewriting part that writes a received image processing program to a storage location of the storage device defined in the storage location information.Type: GrantFiled: December 18, 2017Date of Patent: October 8, 2019Assignee: OMRON CorporationInventors: Kosuke Watanabe, Toshinori Tamai
-
Publication number: 20190188846Abstract: An information processing apparatus may include: a storage unit configured to store a plurality of classifiers that identify an object, the classifiers having different characteristics; a measurement unit configured to measure identification accuracy and execution time of each of the plurality of classifiers for a specific object; an output unit configured to output the identification accuracy and the execution time of each of the plurality of classifiers; a selection unit configured to select, from the classifiers whose identification accuracy measured by the measurement unit meets a first condition, a classifier whose execution time meets a second condition; and a setting unit configured to perform setting to cause the selected classifier to operate on an identification apparatus.Type: ApplicationFiled: October 17, 2018Publication date: June 20, 2019Applicant: OMRON CorporationInventor: Toshinori TAMAI
-
Publication number: 20190188845Abstract: An identifying apparatus may include: an imaging unit configured to store multiple identifiers that are trained to identify, from images of objects, the presence or absence of a detection target included in the objects, the identifiers being stored in association with attributes of the objects, and to capture an image of a predetermined object; a specifying unit configured to specify an attribute of the predetermined object; a selecting unit configured to select, from the multiple identifiers, a first identifier stored in association with the specified attribute; an input unit configured to input the image of the predetermined object to the first identifier; and an output unit configured to output the presence or absence of the detection target included in the predetermined object, which is output from the first identifier.Type: ApplicationFiled: October 17, 2018Publication date: June 20, 2019Applicant: OMRON CorporationInventor: Toshinori TAMAI
-
Publication number: 20190188543Abstract: A detection system includes an image processing apparatus configured to discriminate whether or not there is a detection target contained in an object, using a discriminator, and an information processing apparatus configured to provide the discriminator to the image processing apparatus. The information processing apparatus includes an evaluation unit configured to evaluate, for each attribute, discrimination precisions of the discriminator before and after the additional training, using evaluation data associated with each of a plurality of attributes of an object, when the discriminator is additionally trained using the training data, and an output unit configured to output the discrimination precisions for each attribute.Type: ApplicationFiled: September 11, 2018Publication date: June 20, 2019Applicant: OMRON CorporationInventor: Toshinori TAMAI
-
Patent number: 10108875Abstract: An image processing device configured to process image data obtained externally, the image processing device including a preprocessing circuit configured to carry out preprocessing during image processing; and a circuit configuration controller configured to carry out partial reconfiguration of the preprocessing circuit; the preprocessing circuit including: a plurality of arithmetic converter circuits configured to perform arithmetic computations on image data to convert the image data; and a timing control circuit provided between each one in the plurality of arithmetic converter circuits connected in order of processing, the timing control circuit configured to secure the reliable exchange of data; and the circuit configuration controller partially reconfiguring at least one arithmetic converter circuit in the plurality of arithmetic converter circuits while not partially reconfiguring the timing control circuit.Type: GrantFiled: March 6, 2017Date of Patent: October 23, 2018Assignee: OMRON CORPORATIONInventors: Toshinori Tamai, Taku Oya
-
Publication number: 20180262679Abstract: An image processing system can specify storage locations of necessary functions even when a user-set process flow has been updated. The image processing system includes a setting device and an image processing device. The image processing device includes a storage device and a field programmable gate array (FPGA). The setting device includes a generation part that generates storage location information defining a storage location in the storage part for each of image processing programs to be selected, which have been selected from a library, and a transmission part that transmits the image processing programs to be selected, a process flow defining an execution order of the image processing programs, and the storage location information to the image processing device. The image processing device includes a rewriting part that writes a received image processing program to a storage location of the storage device defined in the storage location information.Type: ApplicationFiled: December 18, 2017Publication date: September 13, 2018Applicant: OMRON CorporationInventors: Kosuke WATANABE, Toshinori TAMAI
-
Publication number: 20180224825Abstract: An image processing system which can execute various image processings in an operation process of a robot is provided. The image processing system includes: a robot for performing a predetermined operation on a workpiece; a photographing unit for photographing the workpiece; an acquisition unit for acquiring a position of the robot; a field programmable gate array (FPGA) for reconfiguring an internal circuit configuration; a storage unit for storing area information where circuit information for implementing predetermined image processing on an image obtained from the photographing unit as information for defining the circuit configuration of the FPGA is defined for each operation area of the robot; and a reconfiguration unit for reconfiguring the circuit configuration of the FPGA with the circuit information associated with the operation area based on that a position of the robot sequentially acquired by the acquisition unit belongs to one operation area defined in the area information.Type: ApplicationFiled: November 22, 2017Publication date: August 9, 2018Applicant: OMRON CorporationInventor: Toshinori TAMAI
-
Publication number: 20180218231Abstract: An image processing system includes a central processing unit (CPU), a field programmable gate array (FPGA), a storage in which a library including plural pieces of image processing executed by the CPU or the FPGA is stored, an operation unit configured to receive an operation to select at least one pieces of image processing from the library and an operation to designate execution order for each piece of selection target image processing selected by the selection operation; and a display configured to display each piece of selection target image processing in the execution order. The operation unit further receives an operation to designate one of the CPU and the FPGA as an execution subject for each piece of selection target image processing displayed on the display.Type: ApplicationFiled: October 17, 2017Publication date: August 2, 2018Applicant: OMRON CorporationInventor: Toshinori TAMAI
-
Publication number: 20180218491Abstract: An image processing system includes: a central processing unit (CPU); a field programmable gate array (FPGA); a storage in which a library including plural pieces of image processing executed by the CPU or the FPGA is stored; an operation unit configured to receive an operation to select at least one piece of image processing from the library and an operation to designate execution order with respect to each piece of selection target image processing selected through the selection operation; an estimator configured to estimate an execution time in each combination of execution subjects with respect to each piece of selection target image processing when the CPU or the FPGA processes each piece of selection target image processing according to the execution order; a specification unit configured to specify the combination of the execution subjects having the relatively short execution time; and a display configured to display the specified.Type: ApplicationFiled: October 18, 2017Publication date: August 2, 2018Applicant: OMRON CorporationInventor: Toshinori TAMAI