Patents by Inventor Toshio Teraishi
Toshio Teraishi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7701430Abstract: There is provided a driving circuit of a liquid crystal display device capable of solving a problem of power consumption while solving a problem of time required for charge/discharge of source lines by virtue of shorting by use of precharge. The driving circuit of the liquid crystal display device comprises first shorting means, second shorting means, third shorting means, and fourth shorting means. With the use of the fourth shorting means, in particular, the source lines can be driven starting from a predetermined potential generated by a gradation voltage generation circuit, and a drive start potential is changed from a conventional common electrode potential to potentials generated by the gradation voltage generation circuit, so that power consumption can be effectively reduced (by about 8% on average as compared with the conventional case).Type: GrantFiled: January 22, 2007Date of Patent: April 20, 2010Assignee: Oki Semiconductors Co., Ltd.Inventor: Toshio Teraishi
-
Patent number: 7548079Abstract: An LSI chip includes a plurality of output terminals and a test circuit. The test circuit includes a single test signal input terminal, a single test signal output terminal, a shift register, and a plurality of switches. The shift register includes an input terminal, which is connected to the test signal input terminal, output bits of the shift register being equal to a number of the output terminals of the LSI chip, and a voltage level of one of the output bits of the shift register being different from these of other output bits of the shift register in response to a clock pulse. Each switch includes an input terminal, an output terminal and a control terminal.Type: GrantFiled: May 28, 2008Date of Patent: June 16, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Toshio Teraishi
-
Patent number: 7463177Abstract: A digital-to-analog converter generates a monotonic sequence of reference voltages and selects an arbitrary pair of reference voltages, adjacent in the monotonic sequence. One of the selected reference voltages is supplied through a resistor and a switching device, connected in series, to the output terminal of the converter. The other selected reference voltage is supplied through another resistor and another switching device, connected in series, to the same output terminal. This arrangement saves space, and enables variations in the output voltage levels to-be kept within tolerance by use of resistors with sufficiently high resistance values.Type: GrantFiled: June 18, 2007Date of Patent: December 9, 2008Assignee: Oki Semiconductor Co., Ltd.Inventors: Shiming Lan, Toshio Teraishi
-
Publication number: 20080265930Abstract: An LSI chip includes a plurality of output terminals and a test circuit. The test circuit includes a single test signal input terminal, a single test signal output terminal, a shift register, and a plurality of switches. The shift register includes an input terminal, which is connected to the test signal input terminal, output bits of the shift register being equal to a number of the output terminals of the LSI chip, and a voltage level of one of the output bits of the shift register being different from these of other output bits of the shift register in response to a clock pulse. Each switch includes an input terminal, an output terminal and a control terminal.Type: ApplicationFiled: May 28, 2008Publication date: October 30, 2008Inventor: Toshio Teraishi
-
Patent number: 7298196Abstract: A level shifter circuit includes first and second reference potential supply lines; first and second output potential supply circuits each connected between the first and second reference potential supply lines; first and second input lines; first and second output lines; and a stress test circuit which functions to, during normal operation, when the first input signal and the second input signal are input to the first input line and the second input line, output the first output signal and the second output signal having respectively different potentials for the first output line and the second output line, and during the stress test, when the first input signal and the second input signal are input to the first input line and the second input line, output signals having identical potentials from the first output line and the second output line.Type: GrantFiled: December 12, 2006Date of Patent: November 20, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshio Teraishi
-
Publication number: 20070247343Abstract: A digital-to-analog converter generates a monotonic sequence of reference voltages and selects an arbitrary pair of reference voltages, adjacent in the monotonic sequence. One of the selected reference voltages is supplied through a resistor and a switching device, connected in series, to the output terminal of the converter. The other selected reference voltage is supplied through another resistor and another switching device, connected in series,.to the same output terminal. This arrangement saves space, and enables variations in the output voltage levels to-be kept within tolerance by use of resistors with sufficiently high resistance values.Type: ApplicationFiled: June 18, 2007Publication date: October 25, 2007Inventors: Shiming Lan, Toshio Teraishi
-
Patent number: 7250889Abstract: A digital-to-analog converter generates a monotonic sequence of reference voltages and selects an arbitrary pair of reference voltages, adjacent in the monotonic sequence. One of the selected reference voltages is supplied through a resistor and a switching device, connected in series, to the output terminal of the converter. The other selected reference voltage is supplied through another resistor and another switching device, connected in series, to the same output terminal. This arrangement saves space, and enables variations in the output voltage levels to be kept within tolerance by use of resistors with sufficiently high resistance values.Type: GrantFiled: December 5, 2005Date of Patent: July 31, 2007Assignee: Oki Electric Industry Co., Ltd.Inventors: Shiming Lan, Toshio Teraishi
-
Publication number: 20070115242Abstract: There is provided a driving circuit of a liquid crystal display device capable of solving a problem of power consumption while solving a problem of time required for charge/discharge of source lines by virtue of shorting by use of precharge. The driving circuit of the liquid crystal display device comprises first shorting means, second shorting means, third shorting means, and fourth shorting means. With the use of the fourth shorting means, in particular, the source lines can be driven starting from a predetermined potential generated by a gradation voltage generation circuit, and a drive start potential is changed from a conventional common electrode potential to potentials generated by the gradation voltage generation circuit, so that power consumption can be effectively reduced (by about 8% on average as compared with the conventional case).Type: ApplicationFiled: January 22, 2007Publication date: May 24, 2007Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Toshio Teraishi
-
Publication number: 20070085591Abstract: A level shifter circuit includes first and second reference potential supply lines; first and second output potential supply circuits each connected between the first and second reference potential supply lines; first and second input lines; first and second output lines; and a stress test circuit which functions to, during normal operation, when the first input signal and the second input signal are input to the first input line and the second input line, output the first output signal and the second output signal having respectively different potentials for the first output line and the second output line, and during the stress test, when the first input signal and the second input signal are input to the first input line and the second input line, output signals having identical potentials from the first output line and the second output line.Type: ApplicationFiled: December 12, 2006Publication date: April 19, 2007Inventor: Toshio Teraishi
-
Patent number: 7180355Abstract: A level shifter circuit includes first and second reference potential supply lines; first and second output potential supply circuits each connected between the first and second reference potential supply lines; first and second input lines; first and second output lines; and a stress test circuit which functions to, during normal operation, when the first input signal and the second input signal are input to the first input line and the second input line, output the first output signal and the second output signal having respectively different potentials for the first output line and the second output line, and during the stress test, when the first input signal and the second input signal are input to the first input line and the second input line, output signals having identical potentials from the first output line and the second output line.Type: GrantFiled: September 21, 2004Date of Patent: February 20, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshio Teraishi
-
Patent number: 7176866Abstract: There is provided a driving circuit of a liquid crystal display device capable of solving a problem of power consumption while solving a problem of time required for charge/discharge of source lines by virtue of shorting by use of precharge. The driving circuit of the liquid crystal display device comprises first shorting means, second shorting means, third shorting means, and fourth shorting means. With the use of the fourth shorting means, in particular, the source lines can be driven starting from a predetermined potential generated by a gradation voltage generation circuit, and a drive start potential is changed from a conventional common electrode potential to potentials generated by the gradation voltage generation circuit, so that power consumption can be effectively reduced (by about 8% on average as compared with the conventional case).Type: GrantFiled: January 29, 2004Date of Patent: February 13, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshio Teraishi
-
Patent number: 7129877Abstract: A digital-to-analog converter generates a monotonic sequence of reference voltages and selects an arbitrary pair of reference voltages, adjacent in the monotonic sequence, according to digital input. A switching network charges a capacitor according to the difference between the two selected reference voltages, then connects another capacitor to the first capacitor to generate a voltage intermediate between the two selected reference voltages by redistributing charge between the capacitors. The switching network also selects one of the selected reference voltages or the intermediate voltage as the analog output voltage. This conversion scheme saves space with little or no increase in current consumption.Type: GrantFiled: April 25, 2005Date of Patent: October 31, 2006Assignee: Oki Electric Industry Co., Ltd.Inventors: Haisong Wang, Atsushi Hirama, Toshio Teraishi, Takashi Honda, Shiming Lan
-
Publication number: 20060082483Abstract: A digital-to-analog converter generates a monotonic sequence of reference voltages and selects an arbitrary pair of reference voltages, adjacent in the monotonic sequence. One of the selected reference voltages is supplied through a resistor and a switching device, connected in series, to the output terminal of the converter. The other selected reference voltage is supplied through another resistor and another switching device, connected in series, to the same output terminal This arrangement saves space, and enables variations in the output voltage levels to be kept within tolerance by use of resistors with sufficiently high resistance values.Type: ApplicationFiled: December 5, 2005Publication date: April 20, 2006Applicant: Oki Electric Industry Co., Ltd.Inventors: Shiming Lan, Toshio Teraishi
-
Patent number: 7006027Abstract: A digital-to-analog converter generates a monotonic sequence of reference voltages and selects an arbitrary pair of reference voltages, adjacent in the monotonic sequence. One of the selected reference voltages is supplied through a resistor and a switching device, connected in series, to the output terminal of the converter. The other selected reference voltage is supplied through another resistor and another switching device, connected in series, to the same output terminal. This arrangement saves space, and enables variations in the output voltage levels to be kept within tolerance by use of resistors with sufficiently high resistance values.Type: GrantFiled: March 9, 2005Date of Patent: February 28, 2006Assignee: Oki Electric Industry Co., Ltd.Inventors: Shiming Lan, Toshio Teraishi
-
Publication number: 20060007028Abstract: A digital-to-analog converter generates a monotonic sequence of reference voltages and selects an arbitrary pair of reference voltages, adjacent in the monotonic sequence. One of the selected reference voltages is supplied through a resistor and a switching device, connected in series, to the output terminal of the converter. The other selected reference voltage is supplied through another resistor and another switching device, connected in series, to the same output terminal. This arrangement saves space, and enables variations in the output voltage levels to be kept within tolerance by use of resistors with sufficiently high resistance values.Type: ApplicationFiled: March 9, 2005Publication date: January 12, 2006Applicant: Oki Electric Industry Co., Ltd.Inventors: Shiming Lan, Toshio Teraishi
-
Publication number: 20050285767Abstract: A digital-to-analog converter generates a monotonic sequence of reference voltages and selects an arbitrary pair of reference voltages, adjacent in the monotonic sequence, according to digital input. A switching network charges a capacitor according to the difference between the two selected reference voltages, then connects another capacitor to the first capacitor to generate a voltage intermediate between the two selected reference voltages by redistributing charge between the capacitors. The switching network also selects one of the selected reference voltages or the intermediate voltage as the analog output voltage. This conversion scheme saves space with little or no increase in current consumption.Type: ApplicationFiled: April 25, 2005Publication date: December 29, 2005Applicant: Oki Electric Industry Co., Ltd.Inventors: Haisong Wang, Atsushi Hirama, Toshio Teraishi, Takashi Honda, Shiming Lan
-
Publication number: 20050280461Abstract: A level shifter circuit includes first and second reference potential supply lines; first and second output potential supply circuits each connected between the first and second reference potential supply lines; first and second input lines; first and second output lines; and a stress test circuit which functions to, during normal operation, when the first input signal and the second input signal are input to the first input line and the second input line, output the first output signal and the second output signal having respectively different potentials for the first output line and the second output line, and during the stress test, when the first input signal and the second input signal are input to the first input line and the second input line, output signals having identical potentials from the first output line and the second output line.Type: ApplicationFiled: September 21, 2004Publication date: December 22, 2005Inventor: Toshio Teraishi
-
Publication number: 20050083278Abstract: There is provided a driving circuit of a liquid crystal display device capable of solving a problem of power consumption while solving a problem of time required for charge/discharge of source lines by virtue of shorting by use of precharge. The driving circuit of the liquid crystal display device comprises first shorting means, second shorting means, third shorting means, and fourth shorting means. With the use of the fourth shorting means, in particular, the source lines can be driven starting from a predetermined potential generated by a gradation voltage generation circuit, and a drive start potential is changed from a conventional common electrode potential to potentials generated by the gradation voltage generation circuit, so that power consumption can be effectively reduced (by about 8% on average as compared with the conventional case).Type: ApplicationFiled: January 29, 2004Publication date: April 21, 2005Inventor: Toshio Teraishi
-
Publication number: 20040153795Abstract: An LSI chip includes a plurality of output terminals and a test circuit. The test circuit includes a single test signal input terminal, a single test signal output terminal, a shift register, and a plurality of switches. The shift register includes an input terminal, which is connected to the test signal input terminal, output bits of the shift register being equal to a number of the output terminals of the LSI chip, and a voltage level of one of the output bits of the shift register being different from these of other output bits of the shift register in response to a clock pulse. Each switch includes an input terminal, an output terminal and a control terminal.Type: ApplicationFiled: July 14, 2003Publication date: August 5, 2004Inventor: Toshio Teraishi
-
Patent number: 6518848Abstract: An oscillation stop detection circuit comprises delay means for delaying an oscillation signal having a predetermined cycle by a predetermined time to thereby output a delayed signal therefrom, detecting means for exclusive-ORing the oscillation signal and the delayed signal to thereby detect the presence of the oscillation signal and outputting a pulse signal in the predetermined cycle when the oscillation signal exists, and charge and discharge means having a capacitor electrically connected between an output node for outputting a detection signal indicative of whether the oscillation signal is at a stop and a source potential or a ground potential, and for discharging the capacitor when the pulse signal is supplied and charging the capacitor according to a predetermined time constant while the pulse signal is unsupplied.Type: GrantFiled: July 20, 2001Date of Patent: February 11, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshio Teraishi