Patents by Inventor Toshirou Kitaoka
Toshirou Kitaoka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8760191Abstract: A semiconductor integrated circuit includes: a plurality of the functional blocks; a plurality of configuration data memories in which a plurality of configuration data are stored; and a plurality of programmable switches configured to control connection between said plurality of functional blocks based on one of the plurality of configuration data which is stored in a common one of said plurality of configuration data memories.Type: GrantFiled: May 14, 2012Date of Patent: June 24, 2014Assignee: Renesas Electronics CorporationInventor: Toshirou Kitaoka
-
Patent number: 8510522Abstract: A state transition management device includes a first terminal receiving a first signal based on a current state-number, a memory which stores a state transition rule and from which a plurality of subsequent state-number candidates are read out in accordance with the first signal, a plurality of first nodes revealing the plurality of subsequent state-number candidates, a second terminal receiving a second signal based on the current state-number, a selection method specifying unit which outputs a selection method specifying signal in accordance with the second signal, a second node revealing the selection method specifying signal, a event terminal receiving a event-signal based on an event, a third terminal receiving a third signal based on the current state-number, a selection circuit which selects a subsequent state-number from the plurality of subsequent number candidates in accordance with the event-signal and the third signal.Type: GrantFiled: June 22, 2012Date of Patent: August 13, 2013Assignee: Renesas Electronics CorporationInventors: Taro Fujii, Toshirou Kitaoka
-
Patent number: 8299815Abstract: A semiconductor integrated circuit includes: a plurality of the functional blocks; a plurality of configuration data memories in which a plurality of configuration data are stored; and a plurality of programmable switches configured to control connection between said plurality of functional blocks based on one of the plurality of configuration data which is stored in a common one of said plurality of configuration data memories.Type: GrantFiled: January 31, 2011Date of Patent: October 30, 2012Assignee: Renesas Electronics CorporationInventor: Toshirou Kitaoka
-
Publication number: 20120260059Abstract: A state transition management device includes a first terminal receiving a first signal based on a current state-number, a memory which stores a state transition rule and from which a plurality of subsequent state-number candidates are read out in accordance with the first signal, a plurality of first nodes revealing the plurality of subsequent state-number candidates, a second terminal receiving a second signal based on the current state-number, a selection method specifying unit which outputs a selection method specifying signal in accordance with the second signal, a second node revealing the selection method specifying signal, a event terminal receiving a event-signal based on an event, a third terminal receiving a third signal based on the current state-number, a selection circuit which selects a subsequent state-number from the plurality of subsequent number candidates in accordance with the event-signal and the third signal.Type: ApplicationFiled: June 22, 2012Publication date: October 11, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Taro Fujii, Toshirou Kitaoka
-
Publication number: 20120223737Abstract: A semiconductor integrated circuit includes: a plurality of the functional blocks; a plurality of configuration data memories in which a plurality of configuration data are stored; and a plurality of programmable switches configured to control connection between said plurality of functional blocks based on one of the plurality of configuration data which is stored in a common one of said plurality of configuration data memories.Type: ApplicationFiled: May 14, 2012Publication date: September 6, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Toshirou KITAOKA
-
Patent number: 8261027Abstract: A state transition management device includes a memory that stores subsequent state number candidates for a current state number and a selection circuit that selects a subsequent state number from among the subsequent state number candidates that have been read out from the memory. For the state number having the subsequent state number candidates that are branch destinations of the current state number and are small in number, the memory stores the subsequent state number candidates for a plurality of current state numbers at one address in the memory that can be concurrently read out. The selection circuit selects the subsequent state number based on an event identification code (109, 110) and a current state number.Type: GrantFiled: August 11, 2009Date of Patent: September 4, 2012Assignee: Renesas Electronics CorporationInventors: Taro Fujii, Toshirou Kitaoka
-
Patent number: 8041925Abstract: A reconfigurable integrated circuit includes a plurality of function blocks and a plurality of programmable switches to switchably connect between function blocks included in the plurality of function blocks. The plurality of function blocks each includes at least one operation unit or one memory unit. The plurality of function blocks each includes at least one data input port connected to at least on of the plurality of programmable switches and at least one data output port connected to at least one of the plurality of programmable switches. Further, at least a pair of function blocks included in the plurality of function blocks is connected without intervening the programmable switch and data being output from a direct output port included in one of the pair of function blocks can be input to a direct input port included in the other of the pair of function blocks.Type: GrantFiled: June 29, 2007Date of Patent: October 18, 2011Assignee: Renesas Electronics CorporationInventors: Toshirou Kitaoka, Taro Fujii, Kouichirou Furuta, Masato Motomura, Toru Awashima, Takao Toi
-
Publication number: 20110187409Abstract: A semiconductor integrated circuit includes: a plurality of the functional blocks; a plurality of configuration data memories in which a plurality of configuration data are stored; and a plurality of programmable switches configured to control connection between said plurality of functional blocks based on one of the plurality of configuration data which is stored in a common one of said plurality of configuration data memories.Type: ApplicationFiled: January 31, 2011Publication date: August 4, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Toshirou KITAOKA
-
Patent number: 7987398Abstract: Disclosed is a reconfigurable device including at least a bus that mutually connects functional blocks, a configuration information memory disposed corresponding to each of the functional blocks, an error detection circuit that detects an error in the configuration information memory, and a buffer which is on-off controlled based on information stored in the configuration information memory and each of which controls connection between each of the functional blocks and each bus. When an error in the configuration information memory is detected by the error detection circuit, the buffer with an output thereof connected to the bus is set to an off-state, based on a result of error detection.Type: GrantFiled: June 26, 2008Date of Patent: July 26, 2011Assignee: Renesas Electronics CorporationInventors: Toshirou Kitaoka, Taro Fujii
-
Publication number: 20100042803Abstract: A state transition management device includes a memory that stores subsequent state number candidates for a current state number and a selection circuit that selects a subsequent state number from among the subsequent state number candidates that have been read out from the memory. For the state number having the subsequent state number candidates that are branch destinations of the current state number and are small in number, the memory stores the subsequent state number candidates for a plurality of current state numbers at one address in the memory that can be concurrently read out. The selection circuit selects the subsequent state number based on an event identification code (109, 110) and a current state number.Type: ApplicationFiled: August 11, 2009Publication date: February 18, 2010Applicant: NEC ELECTRONICS CORPORATIONInventors: Taro Fujii, Toshirou Kitaoka
-
Publication number: 20090013219Abstract: Disclosed is a reconfigurable device including at least a bus that mutually connects functional blocks, a configuration information memory disposed corresponding to each of the functional blocks, an error detection circuit that detects an error in the configuration information memory, and a buffer which is on-off controlled based on information stored in the configuration information memory and each of which controls connection between each of the functional blocks and each bus. When an error in the configuration information memory is detected by the error detection circuit, the buffer with an output thereof connected to the bus is set to an off-state, based on a result of error detection.Type: ApplicationFiled: June 26, 2008Publication date: January 8, 2009Applicant: NEC Electronics CorporationInventors: Toshirou Kitaoka, Taro Fujii
-
Publication number: 20070260847Abstract: A reconfigurable integrated circuit includes a plurality of function blocks and a plurality of programmable switches to switchably connect between function blocks included in the plurality of function blocks. The plurality of function blocks each includes at least one operation unit or one memory unit. The plurality of function blocks each includes at least one data input port connected to at least on of the plurality of programmable switches and at least one data output port connected to at least one of the plurality of programmable switches. Further, at least a pair of function blocks included in the plurality of function blocks is connected without intervening the programmable switch and data being output from a direct output port included in one of the pair of function blocks can be input to a direct input port included in the other of the pair of function blocks.Type: ApplicationFiled: June 29, 2007Publication date: November 8, 2007Applicants: NEC ELECTRONICS CORPORATION, NEC CORPORATIONInventors: Toshirou Kitaoka, Taro Fujii, Kouichirou Furuta, Masato Motomura, Toru Awashima, Takao Toi