Patents by Inventor Toshiyuki Sakuta
Toshiyuki Sakuta has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7199472Abstract: In a semiconductor device having the upmost wiring layer comprised of aluminum and the wiring layer immediately below it comprised of copper, the upmost wiring layer is made thicker than the wiring layer immediately below it so that the upmost wiring layer is lower in sheet resistance than the wiring layer immediately below it. Multiple ring power lines VR and pads PD are formed of the upmost wiring layer, and the ring power lines VR and the pads PD are connected respectively through power lines VLB1 of the upmost wiring layer. Consequently, the voltage drop on the power feed path from the pads PD to the ring power lines VR can be reduced and the power conduction from the pads PD to the ring power lines VR can be stabilized.Type: GrantFiled: October 22, 2004Date of Patent: April 3, 2007Assignee: Hitachi, Ltd.Inventors: Toshiaki Minami, Toshiyuki Sakuta, Makoto Kuwata
-
Patent number: 7005906Abstract: The present invention provides a semiconductor integrated-circuit device capable of achieving higher-density integration and faster operation, and a CMOS circuit operational speeding-up method for easily achieving the operating speeds of CMOS circuits, including existing one. A signal transferring path includes a plurality of CMOS-constructed logic gate circuits provided between one pair of flip-flop circuits for acquiring and holding signals by use of clock signals. The signal transferring path includes a first and a second signal transferring path. The first signal transferring path is constituted by enhancement-type MOSFETs and has a signal transferring delay time equal to, or less than, a permissible signal transferring delay time.Type: GrantFiled: February 20, 2004Date of Patent: February 28, 2006Assignee: Hitachi, Ltd.Inventors: Nao Miyamoto, Toshiyuki Sakuta
-
Publication number: 20050051898Abstract: In a semiconductor device having the upmost wiring layer comprised of aluminum and the wiring layer immediately below it comprised of copper, the upmost wiring layer is made thicker than the wiring layer immediately below it so that the upmost wiring layer is lower in sheet resistance than the wiring layer immediately below it. Multiple ring power lines VR and pads PD are formed of the upmost wiring layer, and the ring power lines VR and the pads PD are connected respectively through power lines VLB1 of the upmost wiring layer. Consequently, the voltage drop on the power feed path from the pads PD to the ring power lines VR can be reduced and the power conduction from the pads PD to the ring power lines VR can be stabilized.Type: ApplicationFiled: October 22, 2004Publication date: March 10, 2005Inventors: Toshiaki Minami, Toshiyuki Sakuta, Makoto Kuwata
-
Publication number: 20040223401Abstract: The present invention provides a semiconductor integrated-circuit device capable of achieving higher-density integration and faster operation, and a CMOS circuit operational speeding-up method for easily achieving the operating speeds of CMOS circuits, including existing one.Type: ApplicationFiled: February 20, 2004Publication date: November 11, 2004Inventors: Nao Miyamoto, Toshiyuki Sakuta
-
Patent number: 6809419Abstract: In a semiconductor device having the upmost wiring layer comprised of aluminum and the wiring layer immediately below it comprised of copper, the upmost wiring layer is made thicker than the wiring layer immediately below it so that the upmost wiring layer is lower in sheet resistance than the wiring layer immediately below it. Multiple ring power lines VR and pads PD are formed of the upmost wiring layer, and the ring power lines VR and the pads PD are connected respectively through power lines VLB1 of the upmost wiring layer. Consequently, the voltage drop on the power feed path from the pads PD to the ring power lines VR can be reduced and the power conduction from the pads PD to the ring power lines VR can be stabilized.Type: GrantFiled: April 11, 2003Date of Patent: October 26, 2004Assignee: Hitachi, Ltd.Inventors: Toshiaki Minami, Toshiyuki Sakuta, Makoto Kuwata
-
Patent number: 6721774Abstract: A digital multiplier 110 for multiplying a plurality of multiplicand signals X0-X23 representing a multiplicand and a plurality of multiplier signals Y0-Y23 representing a multiplier. In it, a plurality of intermediate results signals, such as partial product signals, are generated from the multiplicand signals and the multiplier signals. A plurality of adder circuits 40 are also provided for adding the intermediate results signals to generate a plurality of final result signals representing the result of multiplying the multiplicand and the multiplier, wherein at least some of the adder circuits receive first signals representing intermediate addition results from at least two prior adder stages and also receive second signals representing intermediate results generated as the result of only a single addition.Type: GrantFiled: May 7, 1998Date of Patent: April 13, 2004Assignee: Texas Instruments IncorporatedInventors: Wai Lee, Toshiyuki Sakuta
-
Publication number: 20040056355Abstract: In a semiconductor device having the upmost wiring layer comprised of aluminum and the wiring layer immediately below it comprised of copper, the upmost wiring layer is made thicker than the wiring layer immediately below it so that the upmost wiring layer is lower in sheet resistance than the wiring layer immediately below it. Multiple ring power lines VR and pads PD are formed of the upmost wiring layer, and the ring power lines VR and the pads PD are connected respectively through power lines VLB1 of the upmost wiring layer. Consequently, the voltage drop on the power feed path from the pads PD to the ring power lines VR can be reduced and the power conduction from the pads PD to the ring power lines VR can be stabilized.Type: ApplicationFiled: April 11, 2003Publication date: March 25, 2004Applicant: Hitachi, Ltd.Inventors: Toshiaki Minami, Toshiyuki Sakuta, Makoto Kuwata
-
Patent number: 6553439Abstract: A local integrated circuit device provides remote configuration access to one or more remote integrated circuit devices. The local integrated circuit device receives configuration access requests through at least two interfaces. The local integrated circuit device accesses a configuration space of one or more remote integrated circuit devices in accordance with the received configuration access requests.Type: GrantFiled: August 30, 1999Date of Patent: April 22, 2003Assignee: Intel CorporationInventors: Michael J. Greger, Eric R. Wehage, Toshiyuki Sakuta
-
Patent number: 5818743Abstract: A digital multiplier 110 for multiplying a plurality of multiplicand signals X0-X23 representing a multiplicand and a plurality of multiplier signals Y0-Y23 representing a multiplier. In it, a plurality of intermediate results signals, such as partial product signals, are generated from the multiplicand signals and the multiplier signals. A plurality of adder circuits 40 are also provided for adding the intermediate results signals to generate a plurality of final result signals representing the result of multiplying the multiplicand and the multiplier, wherein at least some of the adder circuits receive first signals representing intermediate addition results from at least two prior adder stages and also receive second signals representing intermediate results generated as the result of only a single addition.Type: GrantFiled: April 21, 1995Date of Patent: October 6, 1998Assignee: Texas Instruments IncorporatedInventors: Wai Lee, Toshiyuki Sakuta
-
Patent number: 5742101Abstract: A semiconductor device is provided in connection with a semiconductor chip which has a plurality of bonding pads at a part corresponding to a centrally located area of the front or first main surface thereof, an organic insulator film which overlies the semiconductor chip and which has an opening in correspondence with the bonding pads, a plurality of leads which overly the organic insulator film, and a molding resin with which these constituents are sealed or packaged.Type: GrantFiled: June 2, 1995Date of Patent: April 21, 1998Assignee: Hitachi, Ltd.Inventors: Toshiyuki Sakuta, Kazuyuki Miyazawa, Satoshi Oguchi, Aizo Kaneda, Masao Mitani, Shozo Nakamura, Kunihiko Nishi, Gen Murakami
-
Patent number: 5701031Abstract: A pair of DRAM chips 1A and 1B are mounted opposedly to each other with wiring means such as lead frames put therebetween, the lead frames being substantially integral with external terminals 3B. Then, these DRAM chips and lead frames are connected together by the conventional wire bonding method. Plural pairs of the thus-connected DRAM chips and lead frames are stacked and corresponding leads of the lead frames are connected in common to form a laminate. The plural DRAM chips thus mounted are activated selectively in accordance with a predetermined chip selection signal. Additionally, partial DRAM chips capable of partially functioning normally are combined together by utilizing the above chip mounting method to constitute a single DRAM package.Type: GrantFiled: July 25, 1994Date of Patent: December 23, 1997Assignee: Hitachi, Ltd.Inventors: Satoshi Oguchi, Masamichi Ishihara, Kazuya Ito, Gen Murakami, Ichiro Anjoh, Toshiyuki Sakuta, Yasunori Yamaguchi, Yasuhiro Kasama, Tetsu Udagawa, Eiji Miyamoto, Youichi Matsuno, Hiroshi Satoh, Atsusi Nozoe
-
Patent number: 5633825Abstract: A voltage generating circuit in a semiconductor integrated circuit driven by two sorts of power supply voltages, includes a unit for generating plural sorts of signals; a unit for selecting one of the plural sorts of signals in response to an operation mode of the semiconductor integrated circuit; and a pumping unit for producing either a first predetermined voltage higher than the high power supply voltage among the two sorts of power supply voltages, or a second predetermined voltage lower than the low power supply voltage by a pumping operation based upon the signal selected by the selecting unit.Type: GrantFiled: May 22, 1996Date of Patent: May 27, 1997Assignees: Hitachi, Ltd., Texas Instruments, Inc.Inventors: Toshiyuki Sakuta, Tomohiro Suzuki, Yuriko Iizuka
-
Patent number: 5594279Abstract: A semiconductor device in which shield wiring is arranged between the semiconductor substrate and the power source wiring for supplying the power source potential or ground potential. Noise, as represented by variations in the potential of the semiconductor substrate, is substantially prevented from transferring to the aforementioned power source wiring by the shield wiring. In one aspect, shield wiring 1 is arranged between Vss wiring for supplying potential to the various circuits on the semiconductor substrate and substrate 7. This shield wiring 1 is connected to grounding lead frame 18 via M1 intra-chip wiring 4, M2 intra-chip wiring 5, connecting part 40, bonding pad 3 and bonding wire 8.Type: GrantFiled: November 10, 1993Date of Patent: January 14, 1997Assignees: Texas Instruments Incorporated, Hitachi Ltd.Inventors: Yutaka Itou, Hidetoshi Iwai, Toshiyuki Sakuta, Takumi Nasu, Tomohiro Suzuki
-
Patent number: 5534817Abstract: A voltage generating circuit for providing a prescribed voltage, such as 1/2V.sub.DD of the power source voltage V.sub.DD, wherein the capacity of the current and the response time of the voltage generating circuit is significantly improved. When the output voltage V.sub.OUT of the voltage generating circuit drops suddenly from a reference value 1/2V.sub.DD and goes below the lower limit of an allowable voltage level VM-, an n-type MOS transistor MN5A of an output voltage detecting circuit 14 turns on. The potential of the gate terminal for a p-type MOS transistor MP6A in a digital output circuit 16 is pulled to the level of the output voltage V.sub.OUT via the transistor MN5A that was turned on, and said p-type MOS transistor MP6A is turned on in the saturated area more or less perfectly.Type: GrantFiled: August 18, 1994Date of Patent: July 9, 1996Assignees: Texas Instruments Incorporated, Hitachi Ltd.Inventors: Tomohiro Suzuki, Toshiyuki Sakuta
-
Patent number: 5528538Abstract: A voltage generating circuit in a semiconductor integrated circuit driven by two sorts of power supply voltages, includes a unit for generating plural sorts of signals; a unit for selecting one of the plural sorts of signals in response to an operation mode of the semiconductor integrated circuit; and a pumping unit for producing either a first predetermined voltage higher than the high power supply voltage among the two sorts of power supply voltages, or a second predetermined voltage lower than the low power supply voltage by a pumping operation based upon the signal selected by the selecting unit.Type: GrantFiled: June 30, 1993Date of Patent: June 18, 1996Assignees: Hitachi, Ltd., Texas Instruments IncorporatedInventors: Toshiyuki Sakuta, Tomohiro Suzuki, Yuriko Iizuka
-
Patent number: 5514905Abstract: A semiconductor device is provided in connection with a semiconductor chip which has a plurality of bonding pads at a part corresponding to a centrally located area of the front or first main surface thereof, an organic insulator film which overlies the semiconductor chip and which has an opening in correspondence with the bonding pads, a plurality of leads which overly the organic insulator film, and a molding resin with which these constituents are sealed or packaged.Type: GrantFiled: October 27, 1994Date of Patent: May 7, 1996Assignee: Hitachi, Ltd.Inventors: Toshiyuki Sakuta, Kazuyuki Miyazawa, Satoshi Oguchi, Aizo Kaneda, Masao Mitani, Shozo Nakamura, Kunihiko Nishi, Gen Murakami
-
Patent number: 5453959Abstract: A semiconductor memory device capable of a self-refreshing operation with a refresh-initiation signal generated in the memory device has a self-refreshing control circuit. A self-refreshing operation is automatically effected, without externally supplied clock signals, with a specific refreshing cycle having an internally set mode entry time period, a burst refresh time period and an internally set pause time period. These time periods are detected by a single counter circuit arranged to count pulses produced from a basic clock pulse signal generated by an oscillator. The burst refreshing is effected with the pulses contained in a pulse signal generated in synchronization with the basic clock pulse signal from the oscillator.Type: GrantFiled: March 30, 1994Date of Patent: September 26, 1995Assignees: Hitachi, Ltd., Texas Instruments, Inc.Inventors: Toshiyuki Sakuta, Tomohiro Suzuki
-
Patent number: 5410507Abstract: A dynamic RAM provided with a data retention mode intended for low power consumption is provided. In the data retention mode, the current supply capabilities of voltage generation circuits which generate decreased voltage, increased voltage, reference voltage, etc., are limited in the range in which information retention operation in memory cells can be maintained, and the number of selected memory mats in the data retention mode is increased with respect to that of memory mats selected in the normal read/write mode and refresh mode. Special modes such as the data retention mode are set by combining an address strobe signal and other control signals and dummy CBR refresh is executed to release the special mode.Type: GrantFiled: November 16, 1992Date of Patent: April 25, 1995Assignee: Hitachi, Ltd.Inventors: Masanori Tazunoki, Shigetoshi Sakomura, Toshitsugu Takekuma, Yutaka Ito, Kazuya Ito, Wataru Arakawa, Hidetoshi Iwai, Toshiyuki Sakuta, Masamichi Ishihara
-
Patent number: 5394008Abstract: A semiconductor integrated circuit device with high power noise immunity and high substrate surge immunity. An LOC lead frame to be connected to a power wiring for supplying a source voltage and a ground potential to input circuits of a semiconductor chip is isolated from another LOC lead frame for supplying the source voltage and the ground potential to other circuits. The source voltage and the ground potential for the circuit are supplied by way of external terminals formed by the respective lead frames. Further, the isolated LOC lead frames are connected to each other through a resistive impedance component formed on the semiconductor chip.Type: GrantFiled: June 30, 1993Date of Patent: February 28, 1995Assignees: Hitachi, Ltd., Texas Instruments IncorporatedInventors: Yutaka Ito, Toshiyuki Sakuta, Takumi Nasu
-
Patent number: RE37539Abstract: A pair of DRAM chips 1A and 1B are mounted opposedly to each other with wiring means such as lead frames put therebetween, the lead frames being substantially integral with external terminals 3B. Then, these DRAM chips and lead frames are connected together by the conventional wire bonding method. Plural pairs of the thus-connected DRAM chips and lead frames are stacked and corresponding leads of the lead frames are connected in common to form a laminate. The plural DRAM chips thus mounted are activated selectively in accordance with a predetermined chip selection signal. Additionally, partial DRAM chips capable of partially functioning normally are combined together by utilizing the above chip mounting method to constitute a single DRAM package.Type: GrantFiled: December 23, 1999Date of Patent: February 5, 2002Assignee: Hitachi, Ltd.Inventors: Satoshi Oguchi, Masamichi Ishihara, Kazuya Ito, Gen Murakami, Ichiro Anjoh, Toshiyuki Sakuta, Yasunori Yamaguchi, Yasuhiro Kasama, Tetsu Udagawa, Eiji Momose, Youichi Matsuno, Hiroshi Satoh, Atsusi Nozoe