Patents by Inventor Toshiyuki Tsuzaki

Toshiyuki Tsuzaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10505500
    Abstract: Provided is a differential amplification device reduced in DC offset voltage. The amplification device amplifies an input signal, and includes a chopper switch circuit which switches the polarity of the input signal between a normal phase and a reverse phase and outputs the input signal, a V-I conversion circuit which is connected to the chopper switch circuit, a capacitance circuit which is connected to the V-I conversion circuit to store electric charges supplied from the V-I conversion circuit, and an amplification circuit which is connected to the V-I conversion circuit to switch the polarity of an input signal between the normal phase and the reverse phase and amplify the input signal.
    Type: Grant
    Filed: March 29, 2018
    Date of Patent: December 10, 2019
    Assignee: ABLIC INC.
    Inventors: Masakazu Sugiura, Toshiyuki Tsuzaki, Yuji Shiine, Manabu Fujimura
  • Patent number: 10177655
    Abstract: Provided is a voltage regulator capable of stably suppressing overshoot. The voltage regulator includes a non-regulated state detection circuit for detecting a non-regulated state, and an overshoot suppression circuit. The overshoot suppression circuit is configured to operate when the non-regulated state detection circuit detects the non-regulated state.
    Type: Grant
    Filed: December 15, 2015
    Date of Patent: January 8, 2019
    Assignee: ABLIC INC.
    Inventors: Toshiyuki Tsuzaki, Tadashi Kurozo, Manabu Fujimura
  • Patent number: 10148238
    Abstract: Provided are an amplifier circuit capable of reducing DC offset voltage without an increase in chip area and degradation in frequency characteristics, and a multipath nested miller amplifier circuit. The amplifier circuit includes a chopper switching circuit, a sampling circuit configured to sample an output signal from the chopper switching circuit, and a holding circuit configured to hold a signal output from the sampling circuit.
    Type: Grant
    Filed: May 30, 2017
    Date of Patent: December 4, 2018
    Assignee: ABLIC INC.
    Inventors: Masakazu Sugiura, Toshiyuki Tsuzaki, Yuji Shiine, Manabu Fujimura
  • Publication number: 20180287567
    Abstract: Provided is a differential amplification device reduced in DC offset voltage. The amplification device amplifies an input signal, and includes a chopper switch circuit which switches the polarity of the input signal between a normal phase and a reverse phase and outputs the input signal, a V-I conversion circuit which is connected to the chopper switch circuit, a capacitance circuit which is connected to the V-I conversion circuit to store electric charges supplied from the V-I conversion circuit, and an amplification circuit which is connected to the V-I conversion circuit to switch the polarity of an input signal between the normal phase and the reverse phase and amplify the input signal.
    Type: Application
    Filed: March 29, 2018
    Publication date: October 4, 2018
    Inventors: Masakazu SUGIURA, Toshiyuki TSUZAKI, Yuji SHIINE, Manabu FUJIMURA
  • Publication number: 20180278221
    Abstract: To perform a rail-to-rail input operation, provided is a differential amplifier circuit including a first differential input pair and a second differential input pair which has a threshold value different from that of the first differential input pair. Both the differential input pairs do not operate at the same time. A transistor is connected between the first differential input pair and a current source to achieve a configuration in which the first differential input pair and the second differential input pair do not operate at the same time.
    Type: Application
    Filed: March 21, 2018
    Publication date: September 27, 2018
    Inventors: Toshiyuki TSUZAKI, Masakazu SUGIURA
  • Publication number: 20170353166
    Abstract: Provided are an amplifier circuit capable of reducing DC offset voltage without an increase in chip area and degradation in frequency characteristics, and a multipath nested miller amplifier circuit. The amplifier circuit includes a chopper switching circuit, a sampling circuit configured to sample an output signal from the chopper switching circuit, and a holding circuit configured to hold a signal output from the sampling circuit.
    Type: Application
    Filed: May 30, 2017
    Publication date: December 7, 2017
    Inventors: Masakazu SUGIURA, Toshiyuki TSUZAKI, Yuji SHIINE, Manabu FUJIMURA
  • Patent number: 9829514
    Abstract: To provide a current detection circuit which suppresses a change in characteristics of a PMOS transistor on the non-inversion input terminal side of a differential amplifier due to NBTI and causes no change in threshold value at which an output voltage of the current detection circuit is inverted. A voltage limiting circuit which limits a voltage drop is provided between a non-inversion input terminal of a differential amplifier and a source of a PMOS transistor on the inversion input terminal side.
    Type: Grant
    Filed: March 15, 2016
    Date of Patent: November 28, 2017
    Assignee: SII SEMICONDUCTOR CORPORATION
    Inventor: Toshiyuki Tsuzaki
  • Patent number: 9645593
    Abstract: Provided is a voltage regulator in which an output current can be controlled stably and accurately to an overcurrent protection set value without the need of providing a phase compensation circuit including an element having a large area. The voltage regulator includes a constant voltage control circuit including: a first differential amplifier circuit for comparing a first reference voltage and a feedback voltage to each other; and an output transistor to be controlled by an output voltage of the first differential amplifier circuit, and an overcurrent protective circuit including: a resistor for measuring the output current; a second differential amplifier circuit for measuring a difference between voltages at both terminals of the resistor; a comparator for comparing an output voltage of the second differential amplifier circuit and a second reference voltage to each other; and a switch to be controlled by a detection signal of the comparator.
    Type: Grant
    Filed: December 14, 2015
    Date of Patent: May 9, 2017
    Assignee: SII SEMICONDUCTOR CORPORATION
    Inventor: Toshiyuki Tsuzaki
  • Publication number: 20160274151
    Abstract: To provide a current detection circuit which suppresses a change in characteristics of a PMOS transistor on the non-inversion input terminal side of a differential amplifier due to NBTI and causes no change in threshold value at which an output voltage of the current detection circuit is inverted. A voltage limiting circuit which limits a voltage drop is provided between a non-inversion input terminal of a differential amplifier and a source of a PMOS transistor on the inversion input terminal side.
    Type: Application
    Filed: March 15, 2016
    Publication date: September 22, 2016
    Inventor: Toshiyuki TSUZAKI
  • Publication number: 20160105113
    Abstract: Provided is a voltage regulator capable of stably suppressing overshoot. The voltage regulator includes a non-regulated state detection circuit for detecting a non-regulated state, and an overshoot suppression circuit. The overshoot suppression circuit is configured to operate when the non-regulated state detection circuit detects the non-regulated state.
    Type: Application
    Filed: December 15, 2015
    Publication date: April 14, 2016
    Inventors: Toshiyuki TSUZAKI, Tadashi KUROZO, Manabu FUJIMURA
  • Publication number: 20160099644
    Abstract: Provided is a voltage regulator in which an output current can be controlled stably and accurately to an overcurrent protection set value without the need of providing a phase compensation circuit including an element having a large area. The voltage regulator includes a constant voltage control circuit including: a first differential amplifier circuit for comparing a first reference voltage and a feedback voltage to each other; and an output transistor to be controlled by an output voltage of the first differential amplifier circuit, and an overcurrent protective circuit including: a resistor for measuring the output current; a second differential amplifier circuit for measuring a difference between voltages at both terminals of the resistor; a comparator for comparing an output voltage of the second differential amplifier circuit and a second reference voltage to each other; and a switch to be controlled by a detection signal of the comparator.
    Type: Application
    Filed: December 14, 2015
    Publication date: April 7, 2016
    Inventor: Toshiyuki TSUZAKI
  • Patent number: 9093961
    Abstract: There is provided an operational amplifier capable of detecting that an input terminal has been open circuited without restricting the voltage range of an input signal. The operational amplifier includes a first comparator which detects that an inverting input terminal of an operational amplifier has been open circuited, a second comparator which detects that a non-inverting input terminal of the operational amplifier has been open circuited, a first resistor and a first switch which are controlled by output signals of the first comparator and the second comparator and which are connected in series between the non-inverting input terminal and a ground terminal of the operational amplifier, and a second resistor and a second switch which are connected in series between the inverting input terminal and a supply terminal of the operational amplifier.
    Type: Grant
    Filed: February 26, 2014
    Date of Patent: July 28, 2015
    Assignee: SEIKO INSTRUMENTS INC.
    Inventor: Toshiyuki Tsuzaki
  • Publication number: 20140240042
    Abstract: There is provided an operational amplifier capable of detecting that an input terminal has been open circuited without restricting the voltage range of an input signal. The operational amplifier includes a first comparator which detects that an inverting input terminal of an operational amplifier has been open circuited, a second comparator which detects that a non-inverting input terminal of the operational amplifier has been open circuited, a first resistor and a first switch which are controlled by output signals of the first comparator and the second comparator and which are connected in series between the non-inverting input terminal and a ground terminal of the operational amplifier, and a second resistor and a second switch which are connected in series between the inverting input terminal and a supply terminal of the operational amplifier.
    Type: Application
    Filed: February 26, 2014
    Publication date: August 28, 2014
    Applicant: Seiko Instruments Inc.
    Inventor: Toshiyuki TSUZAKI
  • Patent number: 8207789
    Abstract: Provided is a differential amplifier circuit with a small circuit size. When a differential voltage (Vinp?Vinn) is higher than a predetermined voltage, a PMOS transistor (4) is turned ON. At this time, a current source (12) is connected in parallel to a current source (11), and the current source (12) supplies a drive current to a differential amplifier circuit (10). In other words, the current sources (11 and 12), rather than only the current source (11), supply a total current (I11+I12) to the differential amplifier circuit (10) as the drive current. Accordingly, a slew rate of an output voltage (Vout) is increased. Two PMOS transistors and the current source (12) are simply required for controlling the slew rate of the output voltage (Vout), and hence the differential amplifier circuit (10) is small in circuit size.
    Type: Grant
    Filed: March 23, 2011
    Date of Patent: June 26, 2012
    Assignee: Seiko Instruments Inc.
    Inventor: Toshiyuki Tsuzaki
  • Patent number: 8193861
    Abstract: A Provided is a differential amplifier in which a current flowing into an output transistor may be adjusted to a constant value even when a voltage of a non-inverting input terminal changes. A current flowing through the differential amplifier circuit is controlled by a current source, a current value of which is changed depending on the voltage of the non-inverting input terminal.
    Type: Grant
    Filed: September 23, 2010
    Date of Patent: June 5, 2012
    Assignee: Seiko Instruments Inc.
    Inventor: Toshiyuki Tsuzaki
  • Patent number: 8115539
    Abstract: Provided is an operational amplifier capable of correcting an offset voltage of an element to be connected to an input terminal. The operational amplifier includes a main amplifier and an offset correction amplifier, which include input terminals connected in common. The main amplifier includes: a first transconductance amplifier for measurement; a second transconductance amplifier for offset correction; and a first capacitor connected to an input terminal of the second transconductance amplifier. The offset correction amplifier includes: a third transconductance amplifier for measurement; a fourth transconductance amplifier for offset correction; and a second capacitor connected to one input terminal of the fourth transconductance amplifier. An offset voltage adjustment circuit is provided to another input terminal of the fourth transconductance amplifier included in the offset correction amplifier.
    Type: Grant
    Filed: September 22, 2010
    Date of Patent: February 14, 2012
    Assignee: Seiko Instruments Inc.
    Inventors: Toshiyuki Tsuzaki, Akira Takeda
  • Publication number: 20110234319
    Abstract: Provided is a differential amplifier circuit with a small circuit size. When a differential voltage (Vinp?Vinn) is higher than a predetermined voltage, a PMOS transistor (4) is turned ON. At this time, a current source (12) is connected in parallel to a current source (11), and the current source (12) supplies a drive current to a differential amplifier circuit (10). In other words, the current sources (11 and 12), rather than only the current source (11), supply a total current (I11+I12) to the differential amplifier circuit (10) as the drive current. Accordingly, a slew rate of an output voltage (Vout) is increased. Two PMOS transistors and the current source (12) are simply required for controlling the slew rate of the output voltage (Vout), and hence the differential amplifier circuit (10) is small in circuit size.
    Type: Application
    Filed: March 23, 2011
    Publication date: September 29, 2011
    Inventor: Toshiyuki Tsuzaki
  • Publication number: 20110074503
    Abstract: Provided is an operational amplifier capable of correcting an offset voltage of an element to be connected to an input terminal. The operational amplifier includes a main amplifier and an offset correction amplifier, which include input terminals connected in common. The main amplifier includes: a first transconductance amplifier for measurement; a second transconductance amplifier for offset correction; and a first capacitor connected to an input terminal of the second transconductance amplifier. The offset correction amplifier includes: a third transconductance amplifier for measurement; a fourth transconductance amplifier for offset correction; and a second capacitor connected to one input terminal of the fourth transconductance amplifier. An offset voltage adjustment circuit is provided to another input terminal of the fourth transconductance amplifier included in the offset correction amplifier.
    Type: Application
    Filed: September 22, 2010
    Publication date: March 31, 2011
    Inventors: Toshiyuki Tsuzaki, Akira Takeda
  • Publication number: 20110074507
    Abstract: A Provided is a differential amplifier in which a current flowing into an output transistor may be adjusted to a constant value even when a voltage of a non-inverting input terminal changes. A current flowing through the differential amplifier circuit is controlled by a current source, a current value of which is changed depending on the voltage of the non-inverting input terminal.
    Type: Application
    Filed: September 23, 2010
    Publication date: March 31, 2011
    Inventor: Toshiyuki Tsuzaki
  • Patent number: 7800433
    Abstract: Provided is a power supply switching circuit capable of efficiently supplying a desired voltage among a plurality of voltages to a load. In the case of a P-type semiconductor substrate, N-type MOS transistors are provided between a load and an AC adapter and between the load and a battery, and hence no parasitic diode exists between the load and the AC adapter or the battery, resulting in no current path due to the parasitic diode. Thus, when the AC adapter and the battery are connected to the power supply switching circuit, the N-type MOS transistor is turned off, whereby the current path between the battery and the load is cut off completely and the N-type MOS transistor is turned on. Accordingly, the battery cannot supply a voltage to the load while only the AC adapter can supply a voltage to the load.
    Type: Grant
    Filed: December 23, 2008
    Date of Patent: September 21, 2010
    Assignee: Seiko Instruments Inc.
    Inventors: Kiyoshi Yoshikawa, Fumiyasu Utsunomiya, Toshiyuki Tsuzaki, Hiroyuki Masuko, Osamu Uehara, Hiroki Wake, Michiyasu Deguchi