Patents by Inventor Toyokazu Shibata
Toyokazu Shibata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240105665Abstract: According to one embodiment, a semiconductor device includes: a first frame, a second frame spaced apart from the first frame in a first direction, and a first joint terminal provided above a second chip provided on the second frame. The first frame includes a first terminal portion extending toward the second frame. The first joint terminal includes a second terminal portion extending toward the first frame. The second terminal portion includes a plane portion, a first projecting portion and a second projecting portion each branching out from the plane portion. An end portion of the first projecting portion and an end portion of the second projecting portion are respectively joined on the first terminal portion. The first projecting portion is different in a length in a first direction from the second projecting portion.Type: ApplicationFiled: March 2, 2023Publication date: March 28, 2024Inventors: Katsuyuki IMAI, Daisuke ANDO, Toyokazu SHIBATA, Keiko KAJI
-
Publication number: 20240105666Abstract: According to one embodiment, a semiconductor device includes: a semiconductor chip including a first surface, a second surface, a first electrode, a second electrode, and a third electrode; a first conductor including a first portion and a first intermediate portion, a second conductor including a third portion, a second intermediate portion, and a fourth portion, and a length of the first intermediate portion in a second direction being longer than a length of the third portion in the second direction; a third conductor provided on a first surface side of the semiconductor chip; a conductive first connector provided between the first intermediate portion of the first conductor and the third portion of the second conductor; a conductive second connector provided between the second electrode and the first portion; and a conductive third connector provided between the third conductor and the first electrode.Type: ApplicationFiled: March 2, 2023Publication date: March 28, 2024Inventors: Daisuke Ando, Toyokazu Shibata
-
Patent number: 10796982Abstract: To reduce a package size of a semiconductor device. According to embodiments, there is a semiconductor device comprising: a first die pad; a first inner lead arranged inside a molded resin; a second die pad; and a second inner lead arranged inside the resin, wherein a part of the first inner lead and a part of the second inner lead are adhered and electrically connected to each other, a first semiconductor chip mounted on the first die pad is electrically connected to a second semiconductor chip mounted on the second die pad via the first inner lead and the second inner lead, and an end face of one end of the first inner lead and the second inner lead that are adhered to each other is exposed to a side surface of the resin.Type: GrantFiled: September 8, 2017Date of Patent: October 6, 2020Assignee: Kabushiki Kaisha ToshibaInventor: Toyokazu Shibata
-
Publication number: 20200311223Abstract: According to one embodiment, a method for determining layout of an element includes selecting, among stress distribution information of a semiconductor chip, stress distribution information of a stress component in a same direction as a current that flows through an element placed in the semiconductor chip, calculating, from the selected stress distribution information, a stress value at a coordinate at which the element is placed, and calculating, from the stress value, a score according to a degree of influence of characteristics fluctuation of the element due to the stress.Type: ApplicationFiled: August 14, 2019Publication date: October 1, 2020Inventor: Toyokazu Shibata
-
Patent number: 10720381Abstract: To reduce a package size of a semiconductor device. According to embodiments, there is a semiconductor device comprising: a first die pad; a first inner lead arranged inside a molded resin; a second die pad; and a second inner lead arranged inside the resin, wherein a part of the first inner lead and a part of the second inner lead are adhered and electrically connected to each other, a first semiconductor chip mounted on the first die pad is electrically connected to a second semiconductor chip mounted on the second die pad via the first inner lead and the second inner lead, and an end face of one end of the first inner lead and the second inner lead that are adhered to each other is exposed to a side surface of the resin.Type: GrantFiled: September 11, 2019Date of Patent: July 21, 2020Assignee: Kabushiki Kaisha ToshibaInventor: Toyokazu Shibata
-
Publication number: 20200006206Abstract: According to embodiments, there is a semiconductor device comprising: a first die pad; a first inner lead arranged inside a molded resin; a second die pad; and a second inner lead arranged inside the resin, wherein a part of the first inner lead and a part of the second inner lead are adhered and electrically connected to each other, a first semiconductor chip mounted on the first die pad is electrically connected to a second semiconductor chip mounted on the second die pad via the first inner lead and the second inner lead, and an end face of one end of the first inner lead and the second inner lead that are adhered to each other is exposed to a side surface of the resin.Type: ApplicationFiled: September 11, 2019Publication date: January 2, 2020Inventor: Toyokazu Shibata
-
Publication number: 20180277466Abstract: To reduce a package size of a semiconductor device. According to embodiments, there is a semiconductor device comprising: a first die pad; a first inner lead arranged inside a molded resin; a second die pad; and a second inner lead arranged inside the resin, wherein a part of the first inner lead and a part of the second inner lead are adhered and electrically connected to each other, a first semiconductor chip mounted on the first die pad is electrically connected to a second semiconductor chip mounted on the second die pad via the first inner lead and the second inner lead, and an end face of one end of the first inner lead and the second inner lead that are adhered to each other is exposed to a side surface of the resin.Type: ApplicationFiled: September 8, 2017Publication date: September 27, 2018Inventor: Toyokazu Shibata
-
Patent number: 9750133Abstract: According to one embodiment, there is provided a printed circuit board including a substrate having a trench between a first region and a second region. The first region is a region where a first package is to be mounted. The second region is a region where a second package is to be mounted. The trench has an opening portion in at least one of a first main surface and a second main surface of the substrate. The first main surface is a surface on which the first package is placed. The second main surface is positioned on reverse side of the first main surface of the substrate.Type: GrantFiled: December 11, 2015Date of Patent: August 29, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Toyokazu Shibata, Osamu Wada
-
Publication number: 20160270218Abstract: According to one embodiment, there is provided a printed circuit board including a substrate having a trench between a first region and a second region. The first region is a region where a first package is to be mounted. The second region is a region where a second package is to be mounted. The trench has an opening portion in at least one of a first main surface and a second main surface of the substrate. The first main surface is a surface on which the first package is placed. The second main surface is positioned on reverse side of the first main surface of the substrate.Type: ApplicationFiled: December 11, 2015Publication date: September 15, 2016Inventors: Toyokazu Shibata, Osamu Wada
-
Publication number: 20110225556Abstract: According to one embodiment, a package substrate design device includes a first wiring module, a net generator, a second wiring module, and a third wiring module. The first wiring module is configured to generate a plurality of first vias configured to connect wires on the first wiring layer and wires on the second wiring layer and configured to generate a plurality of first wires configured to connect the first vias and the first terminals. The net generator is configured to generate nets for connecting the second terminals and k-th (k is an integer of 1 to (n?2)) vias. The second wiring module is configured to generate a plurality of (k+1)-th vias configured to connect wires on the (k+1)-th wiring layer and wires on the (k+2)-th wiring layer and configured to generate a plurality of (k+1)-th wires configured to connect the (k+1)-th vias and the k-th vias, the (k+1)-th vias and the (k+1)-th wires being generated between the k-th vias and the second terminals connected by the nets.Type: ApplicationFiled: September 21, 2010Publication date: September 15, 2011Applicant: Kabushiki Kaisha ToshibaInventor: Toyokazu Shibata
-
Patent number: 7353476Abstract: A system for designing connecting terminals of a semiconductor device, having a power supply cell arranging unit configured to arrange power supply cells at some of I/O slots formed in a semiconductor chip, an I/O signal cell arranging unit configured to arrange I/O signal cells at some of the I/O slots where the power supply cells are not arranged, a first connecting net generator configured to generate a first connecting net connecting the I/O slots to bumps formed on the semiconductor chip, a second connecting net generator configured to generate a second connecting net connecting the bumps to external electrodes formed on a package base, and a verifier configured to verify whether the power supply cells, I/O signal cells, and first and second connecting nets violate predetermined design rules.Type: GrantFiled: July 11, 2003Date of Patent: April 1, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tomohiko Imada, Seiji Watanabe, Toyokazu Shibata
-
Publication number: 20070245276Abstract: A system for designing connecting terminals of a semiconductor device, having a power supply cell arranging unit configured to arrange power supply cells at some of I/O slots formed in a semiconductor chip, an I/O signal cell arranging unit configured to arrange I/O signal cells at some of the I/O slots where the power supply cells are not arranged, a first connecting net generator configured to generate a first connecting net connecting the I/O slots to bumps formed on the semiconductor chip, a second connecting net generator configured to generate a second connecting net connecting the bumps to external electrodes formed on a package base, and a verifier configured to verify whether the power supply cells, I/O signal cells, and first and second connecting nets violate predetermined design rules.Type: ApplicationFiled: July 11, 2003Publication date: October 18, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomohiko Imada, Seiji Watanabe, Toyokazu Shibata