Patents by Inventor Trent Dudley
Trent Dudley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110303708Abstract: An improved hand-held water bottle holder, made of an absorbent cloth material, for carrying a bottle of water (or other beverage) that can be easily and conveniently carried by an individual who is engaged in physical activities such as walking and running. The water bottle holder incorporates a detachable absorbent cloth, one or more internal pockets, and a pocket that may be sealed and used to conveniently store and carry small essentials, such as an identification card, keys, and/or a cellular phone.Type: ApplicationFiled: June 14, 2010Publication date: December 15, 2011Inventors: Sally Dudley, W. Trent Dudley
-
Patent number: 7957370Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: GrantFiled: May 23, 2008Date of Patent: June 7, 2011Assignee: Lake Cherokee Hard Drive Technologies, LLCInventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 7885255Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: GrantFiled: May 23, 2008Date of Patent: February 8, 2011Assignee: Lake Cherokee Hard Drive Technologies, LLCInventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Publication number: 20080285549Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: ApplicationFiled: May 23, 2008Publication date: November 20, 2008Applicant: Broadcom CorporationInventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 7379452Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(l,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, error-tolerant sync mark detection, and the ability to recover data when the sync mark is obliterated allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: GrantFiled: December 21, 2001Date of Patent: May 27, 2008Assignee: Broadcom CorporationInventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 6493163Abstract: A disk drive system is disclosed that includes a disk device coupled to control circuitry. The disk device transfers a read signal representing data to the control circuitry, where the control circuitry is configured to receive the read signal and convert it into a data signal. To convert the read signal, the control circuitry samples the read signal to generate read samples. The control circuitry interpolates the read samples using phase error data to generate a first interpolated sample and a second interpolated sample. To generate the phase error data, the control circuitry subtracts the second interpolated sample from the first interpolated sample to generate a first result. The control circuitry subtracts the first interpolated sample from the second interpolated sample to generate a second result. The control circuitry slices the second result to generate a third result. The control circuitry then multiplies the first result and the third result to generate the phase error data.Type: GrantFiled: March 3, 2000Date of Patent: December 10, 2002Assignee: Cirrus Logic, Inc.Inventors: David E. Reed, Trent Dudley
-
Publication number: 20020075861Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: ApplicationFiled: December 21, 2001Publication date: June 20, 2002Inventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 6021011Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. Discrete time timing recovery within the read channel comprises a variable frequency oscillator (VFO) for generating a sampling clock. A center operating frequency of the VFO is adjusted through a programmable register which stores a digital center frequency setting. A phase error is computed from the sample values and combined with the center frequency setting to control the frequency and phase of the sampling clock at the output of the VFO.Type: GrantFiled: March 19, 1997Date of Patent: February 1, 2000Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 5978162Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. A Channel Quality circuit accumulates various signals generated by the read channel, such as sample errors, gain errors, timing errors, etc., for use in calibrating the read channel components and estimating the bit error rate.Type: GrantFiled: March 19, 1997Date of Patent: November 2, 1999Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 5966257Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a partial response of the form (1-D)(1+D).sup.n where n>1, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector.Type: GrantFiled: March 19, 1997Date of Patent: October 12, 1999Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Alan J. Armstrong, Trent Dudley, Neal Glover, Larry D. King
-
Patent number: 5917668Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. To ensure a small frequency error when timing recovery acquisition mode is entered, the timing recovery phase-lock loop (PLL) is first locked to a nominal read frequency which is the same as the write frequency. This is accomplished by multiplexing the output of the write frequency synthesizer into the timing recovery PLL in a lock-to-reference mode. Thereafter, the analog signal from the read head is multiplexed into the timing recovery PLL in order to acquire the actual frequency and phase of an acquisition preamble recorded prior to the user data.Type: GrantFiled: March 21, 1997Date of Patent: June 29, 1999Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Trent Dudley, Neal Glover, David R. Welland
-
Patent number: 5875200Abstract: Apparatus and methods are disclosed for providing an improved system for encoding and decoding of Reed-Solomon and related codes. The system employs a k-bit-serial shift register for encoding and residue generation. For decoding, a residue is generated as data is read. Single-burst errors are corrected in real time by a k-bit-serial burst trapping decoder that operates on this residue. Error cases greater than a single burst are corrected with a non-real-time firmware decoder, which retrieves the residue and converts it to a remainder, then converts the remainder to syndromes, and then attempts to compute error locations and values from the syndromes. In the preferred embodiment, a new low-order first, k-bit-serial, finite-field constant multiplier is employed within the burst trapping circuit. Also, code symbol sizes are supported that need not equal the information byte size. The implementor of the methods disclosed may choose time-efficient or space-efficient firmware for multiple-burst correction.Type: GrantFiled: March 28, 1997Date of Patent: February 23, 1999Assignee: Cirrus Logic, Inc.Inventors: Neal Glover, Trent Dudley
-
Patent number: 5844738Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a trellis type sequence detector matched to the partial response. The trellis sequence detector comprises programmable detector levels which allows for maximum flexibility in matching the sequence detector to the partial response.Type: GrantFiled: March 19, 1997Date of Patent: December 1, 1998Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 5844509Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. The read channel employs a Data Randomizer which processes unencoded user data to insure that the channel bit patterns with worst-case pattern sensitivity occur no more frequently than would be expected from random user data. The Data Randomizer employs two linear feedback shift registers: one generates a 63-bit sequence which is EXLUSIVE-OR-ed against the MSB of each pair of data bits, the other generates a 127-bit sequence which is EXCLUSIVE-OR-ed against the LSB of each pair of data bits. The Data Randomizer does not affect error propagation.Type: GrantFiled: March 19, 1997Date of Patent: December 1, 1998Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Trent Dudley, Neal Glover
-
Patent number: 5812334Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: GrantFiled: March 16, 1994Date of Patent: September 22, 1998Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Kent D. Anderson, Alan Armstrong, Trent Dudley, Bill Foland, Neal Glover, Larry King
-
Patent number: 5754352Abstract: An improved timing recovery phase-locked loop in a partial response recording channel comprising a means for generating a frequency error and a means for generating a phase error represented by a timing gradient. The frequency error is not affected by a DC offset in the input reference signal and is less susciptible to noise due to an increase in sensitivity. A state machine for generating expected samples is used to generate the timing gradient, rather than estimated signal samples, which results in a shorter acquisition preamble. When tracking arbitrary user data, the timing gradient is smoothed to reduce variations in the gain of the loop.Type: GrantFiled: August 22, 1996Date of Patent: May 19, 1998Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Trent Dudley, William G. Bliss
-
Patent number: 5680340Abstract: A k-bit serial finite field multiplier circuit for multiplying a predetermined number of elements Wj in a finite field GF(2.sup.m) by a respective predetermined constant and summing the resulting products. The bits of the elements Wj are loaded serially, low order first, into the bit serial multiplier. For k greater than 1, the bits of the elements Wj are divided into k interleaves and processed by the multiplier k bits at a time. The multiplier comprises k number of linear feedback shift registers for performing the multiplication such that after m/k clock cycles the content of the shift registers is the sum of the products:Y=C1*W1+C2*W2+. . . Cj*Wj.Type: GrantFiled: March 31, 1995Date of Patent: October 21, 1997Assignee: Cirrus Logic, Inc.Inventors: Neal Glover, Trent Dudley
-
Patent number: 5659557Abstract: Apparatus and methods are disclosed for providing an improved system for encoding and decoding of Reed-Solomon and related codes. The system employs a k-bit-serial shift register for encoding and residue generation. For decoding, a residue is generated as data is read. Single-burst errors are corrected in real time by a k-bit-serial burst trapping decoder that operates on this residue. Error cases greater than a single burst are corrected with a non-real-time firmware decoder, which retrieves the residue and converts it to a remainder, then converts the remainder to syndromes, and then attempts to compute error locations and values from the syndromes. In the preferred embodiment, a new low-order first, k-bit-serial, finite-field constant multiplier is employed within the burst trapping circuit. Also, code symbol sizes are supported that need not equal the information byte size. The implementor of the methods disclosed may choose time-efficient or space-efficient firmware for multiple-burst correction.Type: GrantFiled: May 3, 1993Date of Patent: August 19, 1997Assignee: Cirrus Logic, Inc.Inventors: Neal Glover, Trent Dudley
-
Patent number: 5424881Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: GrantFiled: February 1, 1993Date of Patent: June 13, 1995Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Kent D. Anderson, Alan Armstrong, Trent Dudley, Bill Foland, Neal Glover, Larry King
-
Patent number: 5384786Abstract: Apparatus and methods are disclosed for providing an improved system for identifying the location and value of errors introduced in binary data encoded using Reed-Solomon and related codes and to detect miscorrections of such codes with an auxiliary code. The invention employs an architecture based on a microcode engine that is specialized for error identification and that supports interleaved codewords. This architecture can be efficiently fabricated as an integrated circuit, yet is capable of identifying multiple introduced errors "on the fly" i.e. with performance sufficient to not significantly slow the process of reading from data storage or transmission subsystems such as, but not limited to, optical disks. In the preferred embodiment, a new two-step method of error syndrome computation is employed to reduce circuit cost and complexity. An improved iterative algorithm is provided which reduces circuit cost and complexity and decreases the time required to generate the error locator polynomial.Type: GrantFiled: April 2, 1991Date of Patent: January 24, 1995Assignee: Cirrus Logic, Inc.Inventors: Trent Dudley, Neal Glover, Larry King