Patents by Inventor Troy J. Perry
Troy J. Perry has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10295592Abstract: Disclosed is a method wherein selective voltage binning and leakage power screening of integrated circuit (IC) chips are performed. Additionally, pre-test power-optimized bin reassignments are made on a chip-by-chip basis. Specifically, a leakage power measurement of an IC chip selected from a voltage bin can is compared to a bin-specific leakage power screen value of the next slower voltage bin. If the leakage power measurement is higher, the IC chip will be left in the voltage bin to which it is currently assigned. If the leakage power measurement is lower, the IC chip will be reassigned to that next slower voltage bin. These processes can be iteratively repeated until no slower voltage bins are available or the IC chip cannot be reassigned. IC chips can subsequently be tested according to testing parameters, including the minimum test voltages, associated with the voltage bins to which they are finally assigned.Type: GrantFiled: June 13, 2017Date of Patent: May 21, 2019Assignee: GLOBAL FOUNDRIES INC.Inventors: Igor Arsovski, Jeanne P. Bickford, Paul J. Grzymkowski, Susan K. Lichtensteiger, Robert J. McMahon, Troy J. Perry, David M. Picozzi, Thomas G. Sopchak
-
Publication number: 20170276726Abstract: Disclosed is a method wherein selective voltage binning and leakage power screening of integrated circuit (IC) chips are performed. Additionally, pre-test power-optimized bin reassignments are made on a chip-by-chip basis. Specifically, a leakage power measurement of an IC chip selected from a voltage bin can is compared to a bin-specific leakage power screen value of the next slower voltage bin. If the leakage power measurement is higher, the IC chip will be left in the voltage bin to which it is currently assigned. If the leakage power measurement is lower, the IC chip will be reassigned to that next slower voltage bin. These processes can be iteratively repeated until no slower voltage bins are available or the IC chip cannot be reassigned. IC chips can subsequently be tested according to testing parameters, including the minimum test voltages, associated with the voltage bins to which they are finally assigned.Type: ApplicationFiled: June 13, 2017Publication date: September 28, 2017Applicant: GLOBALFOUNDRIES INC.Inventors: Igor Arsovski, Jeanne P. Bickford, Paul J. Grzymkowski, Susan K. Lichtensteiger, Robert J. McMahon, Troy J. Perry, David M. Picozzi, Thomas G. Sopchak
-
Patent number: 9759767Abstract: Disclosed is a method wherein selective voltage binning and leakage power screening of integrated circuit (IC) chips are performed. Additionally, pre-test power-optimized bin reassignments are made on a chip-by-chip basis. Specifically, a leakage power measurement of an IC chip selected from a voltage bin can is compared to a bin-specific leakage power screen value of the next slower voltage bin. If the leakage power measurement is higher, the IC chip will be left in the voltage bin to which it is currently assigned. If the leakage power measurement is lower, the IC chip will be reassigned to that next slower voltage bin. These processes can be iteratively repeated until no slower voltage bins are available or the IC chip cannot be reassigned. IC chips can subsequently be tested according to testing parameters, including the minimum test voltages, associated with the voltage bins to which they are finally assigned.Type: GrantFiled: April 24, 2015Date of Patent: September 12, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Igor Arsovski, Jeanne P. Bickford, Paul J. Grzymkowski, Susan K. Lichtensteiger, Robert J. McMahon, Troy J. Perry, David M. Picozzi, Thomas G. Sopchak
-
Patent number: 9653330Abstract: Disclosed are methods for performing threshold voltage (VT)-type transistor sensitive and/or fan-out sensitive selective voltage binning (SVB) to improve SVB accuracy and, thereby product yield and reliability. In the methods, a process distribution for an integrated circuit chip design is divided into process windows, each associated with a corresponding performance range and a corresponding minimum supply voltage. First performance measurements are acquired from first performance monitors associated with first transistors on chips manufactured according to the design. Based on the first performance measurements, the chips are assigned to groups corresponding to the process windows. Second performance measurements are also be acquired from second performance monitors associated with second transistors, which are on the chips and which have either a different VT-type or a different maximum fan-out than the first transistors.Type: GrantFiled: February 4, 2016Date of Patent: May 16, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Jeanne P. Bickford, John R. Goss, Robert J. McMahon, Troy J. Perry, Thomas G. Sopchak
-
Patent number: 9514999Abstract: Methods and systems for semiconductor line scribe centering are provided. A method includes placing and measuring substantially identical test macros within a chip and in a scribe line. The method also includes establishing an estimate correlation between scribe line measurements taken during a manufacturing process and product measurements taken on a final product. The method also includes determining empirical scribe line specification limits consistent with established product screen limits. The method also includes adjusting the manufacturing process in order to optimize performance to the empirical scribe line specification limits.Type: GrantFiled: January 2, 2013Date of Patent: December 6, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Jeanne P. Bickford, Kevin K. Dezfulian, Aurelius L. Graninger, Erik L. Hedberg, Troy J. Perry
-
Publication number: 20160313394Abstract: Disclosed is a method wherein selective voltage binning and leakage power screening of integrated circuit (IC) chips are performed. Additionally, pre-test power-optimized bin reassignments are made on a chip-by-chip basis. Specifically, a leakage power measurement of an IC chip selected from a voltage bin can is compared to a bin-specific leakage power screen value of the next slower voltage bin. If the leakage power measurement is higher, the IC chip will be left in the voltage bin to which it is currently assigned. If the leakage power measurement is lower, the IC chip will be reassigned to that next slower voltage bin. These processes can be iteratively repeated until no slower voltage bins are available or the IC chip cannot be reassigned. IC chips can subsequently be tested according to testing parameters, including the minimum test voltages, associated with the voltage bins to which they are finally assigned.Type: ApplicationFiled: April 24, 2015Publication date: October 27, 2016Inventors: Igor Arsovski, Jeanne P. Bickford, Paul J. Grzymkowski, Susan K. Lichtensteiger, Robert J. McMahon, Troy J. Perry, David M. Picozzi, Thomas G. Sopchak
-
Patent number: 8963566Abstract: An integrated circuit device includes component devices (that include primary and alternate devices) and storage elements connected to the component devices. The storage elements store different sets of repair addresses indicating which of the primary devices and alternate devices are to be enabled. Further, a controller is connected to the storage elements, and a temperature sensor is connected to the controller. The temperature sensor senses the temperature. The controller selects one of the different storage elements to select at least one of the sets of repair addresses based on the temperature sensed by the temperature sensor. The sets of repair addresses share use of at least one of the alternate devices and at least one of the primary devices.Type: GrantFiled: October 5, 2012Date of Patent: February 24, 2015Assignee: Intenational Business Machines CorporationInventors: John R. Goss, Robert McMahon, Troy J. Perry
-
Publication number: 20140188265Abstract: Methods and systems for semiconductor line scribe centering are provided. A method includes placing and measuring substantially identical test macros within a chip and in a scribe line. The method also includes establishing an estimate correlation between scribe line measurements taken during a manufacturing process and product measurements taken on a final product. The method also includes determining empirical scribe line specification limits consistent with established product screen limits. The method also includes adjusting the manufacturing process in order to optimize performance to the empirical scribe line specification limits.Type: ApplicationFiled: January 2, 2013Publication date: July 3, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeanne P. BICKFORD, Kevin K. DEZFULIAN, Aurelius L. GRANINGER, Erik L. HEDBERG, Troy J. PERRY
-
Publication number: 20140097860Abstract: An integrated circuit device comprises component devices (that include primary and alternate devices) and storage elements connected to the component devices. The storage elements store different sets of repair addresses indicating which of the primary devices and alternate devices are to be enabled. Further, a controller is connected to the storage elements, and a temperature sensor is connected to the controller. The temperature sensor senses the temperature. The controller selects one of the different storage elements to select at least one of the sets of repair addresses based on the temperature sensed by the temperature sensor. The sets of repair addresses share use of at least one of the alternate devices and at least one of the primary devices.Type: ApplicationFiled: October 5, 2012Publication date: April 10, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John R. Goss, Robert McMahon, Troy J. Perry
-
Patent number: 7791972Abstract: A design structure for providing optimal fuse programming conditions by which an integrated circuit chip customer may program electronic fuses in the field, i.e., outside of the manufacturing test environment. An optimal fuse programming identifier, which is correlated to optimal fuse programming conditions, may be provided to the customer in readable fashion on the customer's IC chip. Accessing the optimal fuse programming identifier on the customer's IC chip, the customer may apply a fuse programming process in the field according to one or more correlated optimal fuse programming conditions.Type: GrantFiled: September 5, 2007Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Michael R. Ouelette, Troy J. Perry
-
Patent number: 7518899Abstract: A method of providing optimal fuse programming conditions by which an integrated circuit chip customer may program electronic fuses in the field, i.e., outside of the manufacturing test environment. An optimal fuse programming identifier, which is correlated to optimal fuse programming conditions, may be provided to the customer in readable fashion on the customer's IC chip. Accessing the optimal fuse programming identifier on the customer's IC chip, the customer may apply a fuse programming process in the field according to one or more correlated optimal fuse programming conditions.Type: GrantFiled: November 1, 2006Date of Patent: April 14, 2009Assignee: International Business Machines CorporationInventors: Troy J. Perry, Michael J. Ouellette
-
Patent number: 7382149Abstract: A system for performing device-specific testing and acquiring parametric data on custom integrated circuits, for example ASICs, such that each chip is tested individually without excessive test time requirements, additional silicon, or special test equipment. The testing system includes a device test structure integrated into unused backfill space in an ASIC design which tests a set of dummy devices that are identical to some of those of the ASIC. The device test structure includes control logic for designating the type of test and which device types to activate (e.g. pFETs or nFETs), a protection circuit for protecting the SPM when the test is inactive, an isolation circuit for isolating the devices under test (DUT) from any leakage current during test, and a decode circuit for providing test input (e.g. voltages) to the DUT. By controlling which devices to test and the voltage conditions of those devices, the system calculates the relative product yield and health of the line on a die by die basis.Type: GrantFiled: July 24, 2006Date of Patent: June 3, 2008Assignee: International Business Machines CorporationInventors: Darren L. Anand, Nazmul Habib, Robert J. McMahon, Troy J. Perry
-
Publication number: 20080101145Abstract: A method of providing optimal fuse programming conditions by which an integrated circuit chip customer may program electronic fuses in the field, i.e., outside of the manufacturing test environment. An optimal fuse programming identifier, which is correlated to optimal fuse programming conditions, may be provided to the customer in readable fashion on the customer's IC chip. Accessing the optimal fuse programming identifier on the customer's IC chip, the customer may apply a fuse programming process in the field according to one or more correlated optimal fuse programming conditions.Type: ApplicationFiled: November 1, 2006Publication date: May 1, 2008Applicant: International Business Machines CorporationInventors: Troy J. Perry, Michael R. Ouellette
-
Publication number: 20080104551Abstract: A design structure for providing optimal fuse programming conditions by which an integrated circuit chip customer may program electronic fuses in the field, i.e., outside of the manufacturing test environment. An optimal fuse programming identifier, which is correlated to optimal fuse programming conditions, may be provided to the customer in readable fashion on the customer's IC chip. Accessing the optimal fuse programming identifier on the customer's IC chip, the customer may apply a fuse programming process in the field according to one or more correlated optimal fuse programming conditions.Type: ApplicationFiled: September 5, 2007Publication date: May 1, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael R. OUELLETTE, Troy J. PERRY
-
Publication number: 20080018356Abstract: A system for performing device-specific testing and acquiring parametric data on custom integrated circuits, for example ASICs, such that each chip is tested individually without excessive test time requirements, additional silicon, or special test equipment. The testing system includes a device test structure integrated into unused backfill space in an ASIC design which tests a set of dummy devices that are identical to some of those of the ASIC. The device test structure includes control logic for designating the type of test and which device types to activate (e.g. pFETs or nFETs), a protection circuit for protecting the SPM when the test is inactive, an isolation circuit for isolating the devices under test (DUT) from any leakage current during test, and a decode circuit for providing test input (e.g. voltages) to the DUT. By controlling which devices to test and the voltage conditions of those devices, the system calculates the relative product yield and health of the line on a die by die basis.Type: ApplicationFiled: July 24, 2006Publication date: January 24, 2008Inventors: Darren L Anand, Nazmul Habib, Robert J. McMahon, Troy J. Perry
-
Patent number: 7170299Abstract: A system, method and program product for adjusting an environmental variable of a fuse blow of an electronic fuse are disclosed. A mimic NFET is coupled to a fuse blow source voltage line, a fuse blow gate voltage line, and a chip ground in the same manner as the electronic fuse, except that the mimic NFET is not attached to a poly fuse link. The on current (ion) and off current (ioff) of the mimic NFET are measured to determine a blow current of the electronic fuse. The environmental variable is adjusted based on the determined blow current.Type: GrantFiled: February 15, 2006Date of Patent: January 30, 2007Assignee: International Business Machines CorporationInventors: Darren L. Anand, Michael R. Ouellette, Troy J. Perry