Patents by Inventor Tse-Wei Wang
Tse-Wei Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230268256Abstract: An electronic package structure and manufacturing method thereof. The electronic package structure includes a circuit board, an interposer, a chip, a circuit structure, and a coaxial conductive element. The interposer is disposed on the circuit board. The interposer has a through groove. The chip is disposed in the through groove and located on the circuit board to electrically connect with the circuit board. The circuit structure is disposed on the interposer. The coaxial conductive element penetrates the interposer to electrically connect the circuit structure and the circuit board. The coaxial conductive element includes a first conductive structure, a second conductive structure, and a first insulating structure. The second conductive structure surrounds the first conductive structure. The first insulating structure is disposed between the first conductive structure and the second conductive structure.Type: ApplicationFiled: August 18, 2022Publication date: August 24, 2023Applicant: Unimicron Technology Corp.Inventors: Chin-Sheng Wang, Ra-Min Tain, Wen-Yu Lin, Tse-Wei Wang, Jun-Ho Chen, Guang-Hwa Ma
-
Publication number: 20230268257Abstract: An electronic package structure and its manufacturing method are provided. The electronic package structure includes an interposer, a circuit board, a chip, and a circuit structure. The interposer includes an interposer substrate and a coaxial conductive element located in the interposer substrate. The interposer substrate includes a cavity. The coaxial conductive element includes a first conductive structure, a second conductive structure surrounding the first conductive structure, and a first insulation structure. The first insulation structure is disposed between the first and second conductive structures. The circuit board is disposed on a lower surface of the interposer substrate and electrically connected to the coaxial conductive element. The chip is disposed in the cavity and located on the circuit board, so as to be electrically connected to the circuit board.Type: ApplicationFiled: September 5, 2022Publication date: August 24, 2023Applicant: Unimicron Technology Corp.Inventors: Chin-Sheng Wang, Ra-Min Tain, Wen-Yu Lin, Tse-Wei Wang, Jun-Ho Chen, Guang-Hwa Ma
-
Patent number: 11690180Abstract: A manufacturing method of a carrier structure includes: A build-up circuit layer is formed on a carrier. The build-up circuit layer includes at least one first circuit layer, at least one first dielectric layer, a second circuit layer, a second dielectric layer, and a plurality of conductive vias. The first circuit layer is located on the carrier and includes at least one first pad, which is disposed relative to at least one through hole of the carrier. The first dielectric layer is located on the first circuit layer. The second circuit layer is located on the first dielectric layer and includes at least one second pad. The second dielectric layer is located on the second circuit layer and includes at least one opening exposing the second pad. The conductive via penetrates the first dielectric layer and is electrically connected to the first circuit layer and the second circuit layer.Type: GrantFiled: January 13, 2021Date of Patent: June 27, 2023Assignee: Unimicron Technology Corp.Inventors: Tzyy-Jang Tseng, Cheng-Ta Ko, Pu-Ju Lin, Tse-Wei Wang
-
Publication number: 20230012572Abstract: The invention discloses a circuit board enhancing structure and a manufacture method thereof. The method includes the following steps: providing a substrate; forming a first circuit on the substrate; forming a first dielectric layer enclosing the first circuit on the substrate; forming a first opening on the first dielectric layer; forming a first pattern photoresist layer on the first dielectric layer to divide a surface of the first dielectric layer as a first structure enhancing area and a second circuit area, wherein the first opening is disposed in the first structure enhancing area; forming a second circuit in the second circuit area and a first enhancing structure in the first opening, wherein the first enhancing structure protrudes from the first opening; removing the first pattern photoresist layer; and forming a second dielectric layer enclosing the second circuit and the first enhancing structure on the first dielectric layer.Type: ApplicationFiled: July 26, 2021Publication date: January 19, 2023Inventor: Tse-Wei Wang
-
Publication number: 20210136931Abstract: A manufacturing method of a carrier structure includes: A build-up circuit layer is formed on a carrier. The build-up circuit layer includes at least one first circuit layer, at least one first dielectric layer, a second circuit layer, a second dielectric layer, and a plurality of conductive vias. The first circuit layer is located on the carrier and includes at least one first pad, which is disposed relative to at least one through hole of the carrier. The first dielectric layer is located on the first circuit layer. The second circuit layer is located on the first dielectric layer and includes at least one second pad. The second dielectric layer is located on the second circuit layer and includes at least one opening exposing the second pad. The conductive via penetrates the first dielectric layer and is electrically connected to the first circuit layer and the second circuit layer.Type: ApplicationFiled: January 13, 2021Publication date: May 6, 2021Applicant: Unimicron Technology Corp.Inventors: Tzyy-Jang Tseng, Cheng-Ta Ko, Pu-Ju Lin, Tse-Wei Wang
-
Patent number: 10925172Abstract: A carrier structure includes a carrier having at least one through hole penetrating the carrier and a build-up circuit layer located on the carrier and including at least one first circuit layer, at least one first dielectric layer, a second circuit layer, a second dielectric layer, and a plurality of conductive vias. The first circuit layer is located on a first surface of the carrier and includes at least one first pad disposed relative to the through hole. The first dielectric layer is located on the first circuit layer. The second circuit layer is located on the first dielectric layer and includes at least one second pad. The second dielectric layer is located on the second circuit layer and includes at least one opening exposing the second pad. The conductive vias penetrate the first dielectric layer and are electrically connected to the first and second circuit layers.Type: GrantFiled: December 3, 2019Date of Patent: February 16, 2021Assignee: Unimicron Technology Corp.Inventors: Tzyy-Jang Tseng, Cheng-Ta Ko, Pu-Ju Lin, Tse-Wei Wang
-
Patent number: 10802637Abstract: A touch-sensing display panel includes a substrate, a first circuit layer, a LED chip, a second circuit layer, a blocking wall, a second wire, and a third wire. The first circuit layer is on the substrate, including at least one first electrode, and a first wire. The LED chip is on and electrically connected to the first electrode. The second circuit layer is on the first circuit layer, including a second electrode, a touch sensing line, and a touch driving line. The blocking wall, the second wire, and the third wire are on the second circuit layer. The second wire extends to an inner sidewall and a top surface of the blocking wall, and electrically connects to the touch sensing line. The third wire extends to an outer sidewall of the blocking wall, and electrically connects to the touch driving line.Type: GrantFiled: July 11, 2019Date of Patent: October 13, 2020Assignee: UNIMICRON TECHNOLOGY CORP.Inventors: Tse-Wei Wang, Cheng-Ta Ko
-
Publication number: 20170052708Abstract: A method for accessing a flash memory includes: sending a write command and a set of corresponding data, wherein the data is for updating a part of contents of a first physical page, corresponding to a logical page, of a physical block in a flash memory; searching the physical block according to the write command for a second physical page that is allowed to be written; writing the data to the second physical page; and recording that the second physical page corresponds to the logical page.Type: ApplicationFiled: April 20, 2016Publication date: February 23, 2017Inventors: Chien-Hsiang Li, Wen-Hao Sung, Tse-Wei Wang
-
Publication number: 20150317344Abstract: Method and apparatus for predicting properties of a target object comprise application of a search manager for analyzing parameters of a plurality of databases for a plurality of objects, the databases comprising an electrical, electromagnetic, acoustic and thermal spectral database (ESD), a micro-body assemblage database (MAD) and a database of image data whereby the databases store data objects containing identifying features, source information and information on site properties and context including time and frequency varying data. The method comprises application of multivariate statistical analysis and principal component analysis in combination with content-based image retrieval for providing two-dimensional attributes of three dimensional objects, for example, via preferential image segmentation using a tree of shapes and to predict further properties of objects by means of k-means clustering and related methods.Type: ApplicationFiled: June 19, 2014Publication date: November 5, 2015Applicants: UNIVERSITY OF TENNESSEE RESEARCH FOUNDATION, The United States of America as Represented by the Secretary of the ArmyInventors: J. Douglas Birdwell, Tse-Wei Wang, David J. Icove, Sally P. Horn, Roger Horn, Mark S. Rader, Dale V. Stansberry
-
Patent number: 8984213Abstract: A method for managing a flash memory including a plurality of blocks is provided. Each block includes a plurality of sets of a first page and a second page configured in pair. In response to a request for writing target data into a target block, at least one cache block is selected from the blocks. The target data is then written into the first pages in the at least one cache block. When a write-back condition is established, the target data is written from the cache block back to the target block.Type: GrantFiled: November 21, 2012Date of Patent: March 17, 2015Assignee: MStar Semiconductor, Inc.Inventors: Chien-Hsiang Li, Tse-Wei Wang
-
Publication number: 20140297546Abstract: Method and apparatus for predicting properties of a target object comprise application of a search manager for analyzing parameters of a plurality of databases for a plurality of objects, the databases comprising an electrical, electromagnetic, acoustic spectral database (ESD), a micro-body assemblage database (MAD) and a database of image data whereby the databases store data objects containing identifying features, source information and information on site properties and context including time and frequency varying data. The method comprises application of multivariate statistical analysis and principal component analysis in combination with content-based image retrieval for providing two-dimensional attributes of three dimensional objects, for example, via preferential image segmentation using a tree of shapes and to predict further properties of objects by means of k-means clustering and related methods.Type: ApplicationFiled: June 16, 2014Publication date: October 2, 2014Applicant: University of Tennessee Research FoundationInventors: J. Douglas Birdwell, Tse-Wei Wang, David J. Icove, Sally P. Horn
-
Patent number: 8788215Abstract: The present invention provides a method of predicting whether an unknown biological specimen originates from a member of a particular family. The method compares DNA profiles from at least one unknown biological specimen to DNA profiles of more than one family member, which significantly increases the methods' predictive ability. In particular, the invention describes a method of comparing test DNA profiles from unknown biological specimens to a family pedigree comprising target DNA profiles obtained from biological specimens of family members. In one embodiment, a modified Elston Stewart algorithm is used to determine a probability that a genetic relationship exists between at least one unknown biological specimen and the family pedigree.Type: GrantFiled: September 17, 2012Date of Patent: July 22, 2014Assignee: University of Tennessee Research FoundationInventors: Ranajit Chakraborty, John Douglas Birdwell, Tse-Wei Wang, Dale V. Stansberry
-
Patent number: 8775427Abstract: Method and apparatus for predicting properties of a target object comprise application of a search manager for analyzing parameters of a plurality of databases for a plurality of objects, the databases comprising an electrical, electromagnetic, acoustic spectral database (ESD), a micro-body assemblage database (MAD) and a database of image data whereby the databases store data objects containing identifying features, source information and information on site properties and context including time and frequency varying data. The method comprises application of multivariate statistical analysis and principal component analysis in combination with content-based image retrieval for providing two-dimensional attributes of three dimensional objects, for example, via preferential image segmentation using a tree of shapes and to predict further properties of objects by means of k-means clustering and related methods.Type: GrantFiled: December 4, 2012Date of Patent: July 8, 2014Assignee: University of Tennessee Research FoundationInventors: J. Douglas Birdwell, Tse-Wei Wang, David J. Icove, Sally P. Horn
-
Patent number: 8775097Abstract: Three methods of predicting whether an unknown biological specimen of a missing person originates from a member of a particular family comprise an initial automated decision support (ADS) algorithm for determining a list of relatives of the missing person for DNA typing and which typing technologies of available technologies to use for a listed relative. The ADS algorithm may be implemented on computer apparatus including a processor and an associated memory. The ADS method comprises determining a set of relatives of available family member relatives for DNA typing via a processor from a stored list of family member relatives according to one of a rule base, a table of hierarchically stored relatives developed based on discriminatory power or by calculating the discriminatory power for available family relatives to type.Type: GrantFiled: October 3, 2012Date of Patent: July 8, 2014Assignee: University of Tennessee Research FoundationInventors: Ranajit Chakraborty, John Douglas Birdwell, Tse-Wei Wang, Dale V. Stansberry
-
Patent number: 8775428Abstract: Method and apparatus for predicting properties of a target object comprise application of a search manager for analyzing parameters of a plurality of databases for a plurality of objects, the databases comprising an electrical, electromagnetic, acoustic and thermal spectral database (ESD), a micro-body assemblage database (MAD) and a database of image data whereby the databases store data objects containing identifying features, source information and information on site properties and context including time and frequency varying data. The method comprises application of multivariate statistical analysis and principal component analysis in combination with content-based image retrieval for providing two-dimensional attributes of three dimensional objects, for example, via preferential image segmentation using a tree of shapes and to predict further properties of objects by means of k-means clustering and related methods.Type: GrantFiled: February 7, 2013Date of Patent: July 8, 2014Assignees: The United States of America as Represented by the Secretary of the Army, University of Tennessee Research FoundationInventors: J. Douglas Birdwell, Tse-Wei Wang, David J. Icove, Sally P. Horn, Roger Horn, Mark S. Rader, Dale V. Stansberry
-
Patent number: 8762379Abstract: Method and apparatus for predicting properties of a target object comprise application of a search manager for analyzing parameters of a plurality of databases for a plurality of objects, the databases comprising an electrical, electromagnetic, acoustic spectral database (ESD), a micro-body assemblage database (MAD) and a database of image data whereby the databases store data objects containing identifying features, source information and information on site properties and context including time and frequency varying data. The method comprises application of multivariate statistical analysis and principal component analysis in combination with content-based image retrieval for providing two-dimensional attributes of three dimensional objects, for example, via preferential image segmentation using a tree of shapes and to predict further properties of objects by means of k-means clustering and related methods.Type: GrantFiled: January 30, 2013Date of Patent: June 24, 2014Assignee: University of Tennessee Research FoundationInventors: J. Douglas Birdwell, Tse-Wei Wang, David J. Icove, Sally P. Horn
-
Patent number: 8713019Abstract: Method and apparatus for predicting properties of a target object comprise application of a search manager for analyzing parameters of a plurality of databases for a plurality of objects, the databases comprising an electrical, electromagnetic, acoustic spectral database (ESD), a micro-body assemblage database (MAD) and a database of image data whereby the databases store data objects containing identifying features, source information and information on site properties and context including time and frequency varying data. The method utilizes a model comprising application of multivariate statistical analysis and principal component analysis in combination with content-based image retrieval for providing two-dimensional attributes of three dimensional objects, for example, via preferential image segmentation using a tree of shapes and to predict further properties of objects by means of k-means clustering and related methods.Type: GrantFiled: January 14, 2013Date of Patent: April 29, 2014Assignee: University of Tennessee Research FoundationInventors: J. Douglas Birdwell, Tse-Wei Wang, David J. Icove, Sally P. Horn
-
Patent number: 8645073Abstract: Analysis of DNA is critical to many applications including identifying perpetrators of crimes based on genetic evidence left at crime scenes. An initial step to analyzing DNA data is detection, identification, and quantization of allele peaks in the DNA data. The invention provides a method and apparatus for accurately and expeditiously performing this initial step by sequentially checking unfitted peaks against various models including a default model, a hybrid peak model, a dual fit model and, in special situations, a narrow fit function and a saturated fit function.Type: GrantFiled: July 28, 2006Date of Patent: February 4, 2014Assignee: University of Tennessee Research FoundationInventors: Kenneth H. Gilbert, John Douglas Birdwell, Tse-Wei Wang, Dale V. Stransberry
-
Patent number: 8429153Abstract: Method and apparatus for determining a metric for use in predicting properties of an unknown specimen belonging to a group of reference specimen electrical devices comprises application of a network analyzer for collecting impedance spectra for the reference specimens and determining centroids and thresholds for the group of reference specimens so that an unknown specimen may be confidently classified as a member of the reference group using the metric. If a trait is stored with the reference group of electrical device specimens, then, the trait may be predictably associated with the unknown specimen along with any traits identified with the unknown specimen associated with the reference group.Type: GrantFiled: May 11, 2012Date of Patent: April 23, 2013Assignees: The United States of America as Represented by the Secretary of the Army, University of Tennessee Research FoundationInventors: John Douglas Birdwell, Carl G. Sapp, Tse-wei Wang, David J. Icove, Roger Horn, Mark S. Rader, Dale V. Stansberry
-
Publication number: 20130091322Abstract: A memory managing method for an electronic system is provided. The electronic system includes an auxiliary memory, and is capable of communicating with a flash memory including a plurality of blocks. Each of the blocks has a logical/physical address mapping relationship. The address mapping relationships are stored in a storage region in the flash memory. The memory managing method first determines whether the address mapping relationships stored in the storage region are correct. The address mapping relationships are copied from the storage region to the auxiliary memory when a determination result is affirmative.Type: ApplicationFiled: February 13, 2012Publication date: April 11, 2013Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: Tse-Wei Wang, Wen-Hao Sung, Chien-Hsiang Li