Patents by Inventor Tsiu Chiu Chan
Tsiu Chiu Chan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7112468Abstract: An apparatus and method for fabricating a microprocessor comprising a first chip (12) having an active face (30) including a central processing unit and a second chip (14) having an active face (32) electrically connected to the active face of the first chip (12), wherein the second chip (14) provides added functionality to the central processing unit of the first chip (12) and wherein the electrical connections (16, 18) are through bonding layers (28) that are in contact with the metalization 26 on the first and second chips (12, 14), is disclosed.Type: GrantFiled: November 23, 2004Date of Patent: September 26, 2006Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Arnaud Lepert, Lawrence Philip Eng
-
Patent number: 7026718Abstract: An apparatus and method for fabricating-a microprocessor comprising a first chip (12) having an active face (30) including a central processing unit and a second chip (14) having an active face (32) electrically connected to the active face of the first chip (12), wherein the second chip (14) provides added functionality to the central processing unit of the first chip (12) and wherein the electrical connections (16, 18) are through bonding layers (28) that are in contact with the metalization 26 on the first and second chips (12, 14), is disclosed.Type: GrantFiled: September 25, 1998Date of Patent: April 11, 2006Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Arnaud Lepert, Lawrence Philip Eng
-
Integrated sensor having plurality of released beams for sensing acceleration and associated methods
Patent number: 6750775Abstract: An integrated circuit and method are provided for sensing activity such as acceleration in a predetermined direction of movement. The integrated released beam sensor preferably includes a switch detecting circuit region and a sensor switching region connected to and positioned adjacent the switch detecting circuit region. The sensor switching region preferably includes a plurality of floating contacts positioned adjacent and lengthwise extending outwardly from said switch detecting circuit region for defining a plurality of released beams so that each of said plurality of released beams displaces in a predetermined direction responsive to acceleration. The plurality of released beams preferably includes at least two released beams lengthwise extending outwardly from the switch detecting circuit region to different predetermined lengths and at least two released beams lengthwise extending outwardly from the switch detecting circuit region to substantially the same predetermined lengths.Type: GrantFiled: February 26, 2001Date of Patent: June 15, 2004Inventors: Tsiu Chiu Chan, Melvin Joseph DeSilva -
Patent number: 6518620Abstract: A memory cell for an EEPROM memory is fabricated to provide increased oxide thickness at the edge of the tunnel oxide and under the edges of the polysilicon capacitor plate in order to improve the dielectric integrity of the capacitor structure. In one embodiment using a silicided polysilicon process, the oxide is made thicker at the edge of the tunnel oxide by reoxidizing the silicon at the corner of the polysilicon capacitor plate and the underlying substrate surface by exposing the device to a short duration oxidation step after having deposited a 200 Å to 500 Å thick porous oxide over the device to protect the silicide from excessive exposure to the oxidizing ambient. In another embodiment the tunnel oxide is grown in a window in the gate oxide layer, which is about four times thicker than the tunnel oxide, so that the gate oxide completely surrounds the tunnel oxide, and the polysilicon capacitor plate extends beyond the edge of the tunnel oxide terminating at a point above the gate oxide.Type: GrantFiled: November 18, 1998Date of Patent: February 11, 2003Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Pervez H. Sagarwala, Loi Nguyen
-
Publication number: 20030001589Abstract: A fuse-redundancy circuit for use in an integrated circuit and method for operating the same. The fuse-redundancy circuit comprises at least two fuses, at least two fuse-control devices, and a status-checking circuit. Each one of the at least two fuse-control devices is operable to control an electric current flowing through a corresponding one of the at least two fuses. The status-checking circuit operable to generate a status signal having (i) a first state when at least one of the at least two fuses is blown, and (ii) a second state otherwise.Type: ApplicationFiled: April 29, 2002Publication date: January 2, 2003Applicant: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Elmer H. Guritz, Michael J. Callahan
-
Patent number: 6486007Abstract: A method is disclosed for a memory cell for a static random access memory. The memory cell includes a pair of cross-coupled CMOS logic inverters that are connected together to form a latch, and a pair of p-channel transmission gate transistors that are connected to the logic inverters for selectively providing access to the latch. The layout of the memory cell includes a rectangular active area in which the p-channel transistors of the memory cell are located. The rectangular active area abuts a similar active area of an adjacent memory cell along a row of memory cells so as to form a single rectangular active area for the p-channel memory cell transistors. The rectangular active area reduces the occurrence of fabrication-related phenomena that adversely effect the performance of the memory cell.Type: GrantFiled: July 20, 2001Date of Patent: November 26, 2002Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Mehdi Zamanian, David Charles McClure
-
Patent number: 6455884Abstract: A radiation hardened memory device includes active gate isolation structures placed in series with conventional oxide isolation regions between the active regions of a memory cell array. The active gate isolation structure includes a gate oxide and polycrystalline silicon gate layer electrically coupled to a voltage potential resulting in an active gate isolation structure that prevents a conductive channel extending from adjacent active regions from forming. The gate oxide of the active gate isolation structures is relatively thin compared to the conventional oxide isolation regions and thus, will be less susceptible to any adverse influence from trapped charges caused by radiation exposure.Type: GrantFiled: August 8, 2000Date of Patent: September 24, 2002Assignees: STMicroelectronics, Inc., STMicroelectronics, S.r.l, STMicroelectronics, S.A.Inventors: Tsiu Chiu Chan, Antonio Imbruglia, Richard Ferrant
-
Patent number: 6381115Abstract: A redundant electric fuse circuit is provided that includes a plurality of fuses coupled in series and each having a fuse control device operable for generating a current through each fuse sufficient to blow the fuse. A first fuse control signal is activated to generate a sufficient current through one of the fuses to blow the fuse. A second fuse control signal is activated to generate a sufficient current through the other fuse to blow that fuse. The electric fuse circuit provides redundancy thereby increasing the yield of integrated circuits by reducing the probability that a defective fuse (i.e., a fuse that reforms after blowing) will cause a fatal defect in the integrated circuit.Type: GrantFiled: December 20, 1999Date of Patent: April 30, 2002Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Elmer Henry Guritz
-
Publication number: 20020028548Abstract: A circuit and method is disclosed for a memory cell for a static random access memory. The memory cell includes a pair of cross-coupled CMOS logic inverters that are connected together to form a latch, and a pair of p-channel transmission gate transistors that are connected to the logic inverters for selectively providing access to the latch. The layout of the memory cell includes a rectangular active area in which the p-channel transistors of the memory cell are located. The rectangular active area abuts a similar active area of an adjacent memory cell along a row of memory cells so as to form a single rectangular active area for the p-channel memory cell transistors. The rectangular active area reduces the occurrence of fabrication-related phenomena that adversely effect the performance of the memory cell.Type: ApplicationFiled: July 20, 2001Publication date: March 7, 2002Applicant: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Mehdi Zamanian, David Charles McClure
-
Integrated sensor having plurality of released beams for sensing acceleration and associated methods
Publication number: 20020008296Abstract: An integrated circuit and method are provided for sensing activity such as acceleration in a predetermined direction of movement. The integrated released beam sensor preferably includes a switch detecting circuit region and a sensor switching region connected to and positioned adjacent the switch detecting circuit region. The sensor switching region preferably includes a plurality of floating contacts positioned adjacent and lengthwise extending outwardly from said switch detecting circuit region for defining a plurality of released beams so that each of said plurality of released beams displaces in a predetermined direction responsive to acceleration. The plurality of released beams preferably includes at least two released beams lengthwise extending outwardly from the switch detecting circuit region to different predetermined lengths and at least two released beams lengthwise extending outwardly from the switch detecting circuit region to substantially the same predetermined lengths.Type: ApplicationFiled: February 26, 2001Publication date: January 24, 2002Applicant: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Melvin Joseph DeSilva -
Patent number: 6295224Abstract: A circuit and method is disclosed for a memory cell for a static random access memory. The memory cell includes a pair of cross-coupled CMOS logic inverters that are connected together to form a latch, and a pair of p-channel transmission gate transistors that are connected to the logic inverters for selectively providing access to the latch. The layout of the memory cell includes a rectangular active area in which the p-channel transistors of the memory cell are located. The rectangular active area abuts a similar active area of an adjacent memory cell along a row of memory cells so as to form a single rectangular active area for the p-channel memory cell transistors. The rectangular active area reduces the occurrence of fabrication-related phenomena that adversely effect the performance of the memory cell.Type: GrantFiled: December 30, 1999Date of Patent: September 25, 2001Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Mehdi Zamanian, David Charles McClure
-
Publication number: 20010022377Abstract: A memory cell for an EEPROM memory is fabricated to provide increased oxide thickness at the edge of the tunnel oxide and under the edges of the polysilicon capacitor plate in order to improve the dielectric integrity of the capacitor structure. In one embodiment using a silicided polysilicon process, the oxide is made thicker at the edge of the tunnel oxide by reoxidizing the silicon at the corner of the polysilicon capacitor plate and the underlying substrate surface by exposing the device to a short duration oxidation step after having deposited a 200 Å to 500 Å thick porous oxide over the device to protect the silicide from excessive exposure to the oxidizing ambient. In another embodiment the tunnel oxide is grown in a window in the gate oxide layer, which is about four times thicker than the tunnel oxide, so that the gate oxide completely surrounds the tunnel oxide, and the polysilicon capacitor plate extends beyond the edge of the tunnel oxide terminating at a point above the gate oxide.Type: ApplicationFiled: November 18, 1998Publication date: September 20, 2001Inventors: TSIU CHIU CHAN, PERVEZ H. SAGARWALA, LOI NGUYEN
-
Patent number: 6278337Abstract: An integrated oscillator and associated methods are provided for providing clock signals. The integrated oscillator preferably includes a micro-mechanical oscillating circuit for providing an oscillating clock signal. The micro-mechanical oscillating circuit preferably includes a support layer, a fixed layer positioned on a support layer, remaining portions of a sacrificial layer positioned only on portions of the fixed layer, and an oscillating layer positioned on the remaining portions of the sacrificial layer, overlying the fixed layer in spaced relation therefrom, and extending lengthwise generally transverse to a predetermined direction for defining a released beam for oscillating at a predetermined frequency. The spaced relation is preferably formed by removal of unwanted portions of the sacrificial layer.Type: GrantFiled: October 5, 1999Date of Patent: August 21, 2001Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Melvin Joseph DeSilva, Syama Sundar Sunkara
-
Patent number: 6271063Abstract: A six transistor static random access memory (SRAM) cell with thin-film pull-up transistors and method of making the same includes providing two bulk silicon pull-down transistors of a first conductivity type, two active gated pull-up thin-film transistors (TFTs) of a second conductivity type, two pass gates, a common word line, and two bit line contacts. The bulk silicon pull-down transistors, two active gated pull-up TFTs, and two pass gates are connected at four shared contacts. In addition, the two bulk silicon pull-down transistors and the two active gated pull-up TFTs are formed with two polysilicon layers, a first of the polysilicon layers (poly1) is salicided and includes poly1 gate electrodes for the two bulk silicon pull-down transistors. A second of the polysilicon layers (poly2) includes desired poly2 stringers disposed along side edges of the poly1 gate electrodes, the desired poly2 stringers forming respective channel regions of the pull-up TFTs.Type: GrantFiled: June 14, 2000Date of Patent: August 7, 2001Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Frank Randolph Bryant
-
Patent number: 6251713Abstract: An SRAM cell includes a pair of N channel transistors acting as inverting circuits, a pair of N channel transistors which perform the control function for the cell, and a pair of N channel thin film transistors in depletion mode with gate and source shorted to provide load devices for the N channel inverter transistors of the SRAM cell.Type: GrantFiled: November 26, 1997Date of Patent: June 26, 2001Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Loi N. Nguyen
-
Integrated sensor having plurality of released beams for sensing acceleration and associated methods
Patent number: 6235550Abstract: An integrated circuit and method are provided for sensing activity such as acceleration in a predetermined direction of movement. The integrated released beam sensor preferably includes a switch detecting circuit region and a sensor switching region connected to and positioned adjacent the switch detecting circuit region. The sensor switching region preferably includes a plurality of floating contacts positioned adjacent and lengthwise extending outwardly from said switch detecting circuit region for defining a plurality of released beams so that each of said plurality of released beams displaces in a predetermined direction responsive to acceleration. The plurality of released beams preferably includes at least two released beams lengthwise extending outwardly from the switch detecting circuit region to different predetermined lengths and at least two released beams lengthwise extending outwardly from the switch detecting circuit region to substantially the same predetermined lengths.Type: GrantFiled: January 5, 2000Date of Patent: May 22, 2001Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Melvin Joseph DeSilva -
Patent number: 6218209Abstract: An integrated circuit and method are provided for sensing activity such as acceleration in a predetermined direction. The integrated released beam sensor preferably includes a switch detecting circuit region and a sensor switching region connected to and positioned adjacent the switch detecting circuit region. The sensor switching region preferably includes a fixed contact layer, remaining portions of a sacrificial layer on the fixed contact layer, and a floating contact on the remaining portions of the sacrificial layer and having only portions thereof directly overlying the fixed contact layer and in spaced relation therefrom in a normally open position and extending lengthwise generally transverse to the predetermined direction so that the floating contact contacts the fixed contact layer responsive to acceleration in the predetermined direction. The floating contact is preferably a released beam which is released by opening a window or removing unwanted portions of the sacrificial layer.Type: GrantFiled: November 9, 1999Date of Patent: April 17, 2001Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Melvin Joseph DeSilva
-
Patent number: 6171879Abstract: An integrated circuit and method are provided for sensing activity such as temperature variations in a surrounding environment. The integrated released beam sensor preferably includes a switch detecting circuit region and a sensor switching region connected to the switch detecting circuit region. The sensor switching region preferably includes a fixed contact layer, a sacrificial layer on the fixed contact layer, and a floating contact on the sacrificial layer and having portions thereof overlying the fixed contact layer in spaced relation therefrom in an open switch position and extending lengthwise generally transverse to a predetermined direction. The floating contact preferably includes at least two layers of material. Each of the at least two layers have a different thermal expansion coefficient so that the floating contact displaces in the predetermined direction responsive to a predetermined temperature variation so as to contact the fixed contact layer and thereby form a closed switch position.Type: GrantFiled: December 29, 1998Date of Patent: January 9, 2001Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Melvin Joseph DeSilva
-
Patent number: RE37769Abstract: A contact structure provides electrical contact between two polycrystalline silicon interconnect layers. The lower layer has a silicide layer on its upper surface. The upper polycrystalline silicon layer can be doped with a different conductivity type, and makes an ohmic contact with the silicided region of the lower polycrystalline silicon layer.Type: GrantFiled: September 29, 1994Date of Patent: June 25, 2002Assignee: STMicroelectronics, Inc.Inventors: James Brady, Tsiu Chiu Chan, David Scott Culver
-
Patent number: RE40579Abstract: An SRAM memory cell having first and second transfer gate transistors. The first transfer gate transistor includes a first source/drain connected to a bit line and the second transfer gate transistor has a first source/drain connected to a complement bit line. Each transfer gate transistor has a gate connected to a word line. The SRAM memory cell also includes first and second pull-down transistors configured as a storage latch. The first pull-down transistor has a first source/drain connected to a second source/drain of said first transfer gate transistor; the second pull-down transistor has a first source/drain connected to a second source/drain of said second transfer gate transistor. Both first and second pull-down transistors have a second source/drain connected to a power supply voltage node.Type: GrantFiled: October 20, 2000Date of Patent: November 25, 2008Assignee: STMicroelectronics, Inc.Inventors: Frank Randolph Bryant, Tsiu Chiu Chan