Patents by Inventor Tsorng-Dih Yuan
Tsorng-Dih Yuan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8466486Abstract: The present disclosure provides systems and methods for forming a semiconductor device. The semiconductor device includes a substrate having a first side and a second side opposite the first side. A first heat producing element is formed on the first side of the substrate. A second heat producing element is formed on the first side of substrate co-planar with, but not touching the first heat producing element. A heat spreader is coupled to the second side of the substrate using a thermal interface material. The heat spreader includes a first and second vapor chambers. The first vapor chamber is embedded in the heat spreader substantially opposite the first heat producing element. The second vapor chamber is embedded in the heat spreader substantially opposite the second heat producing element. As an example, the first heat producing element may be a light-emitting diode (LED) and the second heat producing element may be a driver circuit for the LED.Type: GrantFiled: August 27, 2010Date of Patent: June 18, 2013Assignee: TSMC Solid State Lighting Ltd.Inventor: Tsorng-Dih Yuan
-
Patent number: 8247900Abstract: A flip chip semiconductor package is provided. In one embodiment, the flip chip semiconductor package comprises a first substrate having a first surface and a second surface opposite the first surface, a semiconductor chip mounted on the first surface of the first substrate by solder bumps, a thermally-conductive stiffener mounted above the first surface of the first substrate and around the chip to define a cavity region therebetween, one or more molding compound material disposed in the cavity region, and a second substrate mounted to the second surface of the first substrate by solder balls.Type: GrantFiled: December 29, 2009Date of Patent: August 21, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Tsorng-Dih Yuan
-
Publication number: 20120049233Abstract: The present disclosure provides systems and methods for forming a semiconductor device. The semiconductor device includes a substrate having a first side and a second side opposite the first side. A first heat producing element is formed on the first side of the substrate. A second heat producing element is formed on the first side of substrate co-planar with, but not touching the first heat producing element. A heat spreader is coupled to the second side of the substrate using a thermal interface material. The heat spreader includes a first and second vapor chambers. The first vapor chamber is embedded in the heat spreader substantially opposite the first heat producing element. The second vapor chamber is embedded in the heat spreader substantially opposite the second heat producing element. As an example, the first heat producing element may be a light-emitting diode (LED) and the second heat producing element may be a driver circuit for the LED.Type: ApplicationFiled: August 27, 2010Publication date: March 1, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd., ("TSMC")Inventor: Tsorng-Dih Yuan
-
Publication number: 20110156235Abstract: A flip chip semiconductor package is provided. In one embodiment, the flip chip semiconductor package comprises a first substrate having a first surface and a second surface opposite the first surface, a semiconductor chip mounted on the first surface of the first substrate by solder bumps, a thermally-conductive stiffener mounted above the first surface of the first substrate and around the chip to define a cavity region therebetween, one or more molding compound material disposed in the cavity region, and a second substrate mounted to the second surface of the first substrate by solder balls.Type: ApplicationFiled: December 29, 2009Publication date: June 30, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Tsorng-Dih YUAN
-
Patent number: 7514775Abstract: A stacked structure includes a first die coupled to a first substrate and having a first conductive structure formed through the first die. A second die is mounted over the first die. The second die is coupled to the first substrate by the first conductive structure. At least one first support structure formed from a second substrate is provided over the first substrate, adjacent to at least one of the first die and the second die. A top surface of the first support structure is substantially coplanar with a top surface of at least one of the first and second dies adjacent to the first support structure. The stacked structure further includes a heat spreader mounted over the second die.Type: GrantFiled: October 9, 2006Date of Patent: April 7, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Clinton Chao, Tsorng-Dih Yuan, Hsin-Yu Pan, Kim Chen, Mark Shane Peng, Tjandra Winata Karta
-
Patent number: 7361986Abstract: A semiconductor package assembly is presented. The assembly comprises a first chip and a second chip. The back surfaces of the first and the second chips are thermally attached through a die attach material. The front surface of the first chip is attached to a substrate through bumps. A heat spreader extends from a surface of the semiconductor package assembly into the semiconductor package assembly and thermally attaches to the back surface of the first chip or the front surface of the second chip. Depending on the sizes of the chips and the location of the bonding pads, the heat spreader may be attached to the back surface of the first chip or the front surface of the second chip.Type: GrantFiled: December 1, 2004Date of Patent: April 22, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsorng-Dih Yuan, Hsin-Yu Pan, Chung-Yi Lin
-
Publication number: 20080083975Abstract: A stacked structure includes a first die coupled to a first substrate and having a first conductive structure formed through the first die. A second die is mounted over the first die. The second die is coupled to the first substrate by the first conductive structure. At least one first support structure formed from a second substrate is provided over the first substrate, adjacent to at least one of the first die and the second die. A top surface of the first support structure is substantially coplanar with a top surface of at least one of the first and second dies adjacent to the first support structure. The stacked structure further includes a heat spreader mounted over the second die.Type: ApplicationFiled: October 9, 2006Publication date: April 10, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Clinton Chao, Tsorng-Dih Yuan, Hsin-Yu Pan, Kim Chen, Mark Shane Peng, Tjandra Winata Karta
-
Patent number: 7348218Abstract: Described are semiconductor package devices with improved reliability and methods of manufacturing thereof. In one embodiment, a package device is disclosed that includes a chip having an active surface and a coupling surface opposite the active surface, where the chip has one or more integrated circuits and bumps. The device also includes a thermal spreader thermally coupled to the coupling surface of the chip for dissipating heat generated by the chip, and a thermal interface material located between the thermal spreader and the coupling surface of the chip for improving the heat dissipation. In addition, the device also includes a boundary material located between the thermal spreader and the coupling surface of the chip, where the boundary material is configured to surround a perimeter of the thermal interface material to maintain the thermal interface material between the thermal spreader and the coupling surface of the chip.Type: GrantFiled: August 24, 2006Date of Patent: March 25, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Yu Ni, Tsorng-Dih Yuan, Hsin-Yu Pan
-
Patent number: 7329600Abstract: A process for fabricating a low dielectric constant semiconductor comprising the steps of: depositing a first metal layer on a substrate; patterning the first metal layer to produce a patterned first metal wiring; applying a first insulating material onto the patterned first metal wiring to form a support structure; patterning the first insulating material by a contact printing process; depositing a second insulating material of lower dielectric constant onto the support structure; planarizing the second insulating material; depositing a polish-stop film layer over the planarized second insulating material, thereby forming a plurality of metal studs; depositing a second metal layer onto the polish-stop film layer forming interconnects with said studs; and patterning the metal layer to produce a second metal wiring interconnecting to the first wiring via the metal studs.Type: GrantFiled: April 2, 2004Date of Patent: February 12, 2008Assignee: International Business Machines CorporationInventors: Lawrence Clevenger, Louis Hsu, Christy S. Tyberg, Tsorng-Dih Yuan
-
Publication number: 20060286719Abstract: Described are semiconductor package devices with improved reliability and methods of manufacturing thereof. In one embodiment, a package device is disclosed that includes a chip having an active surface and a coupling surface opposite the active surface, where the chip has one or more integrated circuits and bumps. The device also includes a thermal spreader thermally coupled to the coupling surface of the chip for dissipating heat generated by the chip, and a thermal interface material located between the thermal spreader and the coupling surface of the chip for improving the heat dissipation. In addition, the device also includes a boundary material located between the thermal spreader and the coupling surface of the chip, where the boundary material is configured to surround a perimeter of the thermal interface material to maintain the thermal interface material between the thermal spreader and the coupling surface of the chip.Type: ApplicationFiled: August 24, 2006Publication date: December 21, 2006Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ching-Yu Ni, Tsorng-Dih Yuan, Hsin-Yu Pan
-
Patent number: 7138300Abstract: An integrated circuit package comprises a semiconductor die located on a substrate in a flip-chip configuration, an encapsulant layer overlying the non-active surface of the semiconductor die and at least a portion of the surface of the substrate adjacent the die, and a heat spreader comprising a thermally conductive material. The heat spreader directly interfaces to a top surface of the encapsulant layer overlying the die and the substrate. This package provides physical protection during handling and reduced die stress and warpage.Type: GrantFiled: September 22, 2004Date of Patent: November 21, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsorng-Dih Yuan, Hsin-Yu Pan, Chung-Yi Lin
-
Patent number: 7135769Abstract: Described are semiconductor package devices with improved reliability and methods of manufacturing thereof. In one embodiment, a package device is disclosed that includes a chip having an active surface and a coupling surface opposite the active surface, where the chip has one or more integrated circuits and bumps. The device also includes a thermal spreader thermally coupled to the coupling surface of the chip for dissipating heat generated by the chip, and a thermal interface material located between the thermal spreader and the coupling surface of the chip for improving the heat dissipation. In addition, the device also includes a boundary material located between the thermal spreader and the coupling surface of the chip, where the boundary material is configured to surround a perimeter of the thermal interface material to maintain the thermal interface material between the thermal spreader and the coupling surface of the chip.Type: GrantFiled: March 29, 2005Date of Patent: November 14, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Yu Ni, Tsorng-Dih Yuan, Hsin-Yu Pan
-
Patent number: 7134484Abstract: A two loop heat conversion system for high heat density planar devices in which high density heat in an area adjacent to a surface is transferred into a liquid cooling medium closed loop in a radiated heat to liquid heat transfer component positioned in contact with the surface that is connected, to a liquid to gas medium, heat exchanger in a first loop and a gas medium second loop is arranged to carry away all radiated heat from the assembly and all heat extracted from the liquid in the liquid to gas heat exchanger and exhaust it to the ambient. The radiated heat transfer component of the invention provides a transition in manufacturing that is practiced employing the planar type tools in fabrication which usually can neither be practiced manually or observed without substantial magnification.Type: GrantFiled: December 7, 2000Date of Patent: November 14, 2006Assignee: International Business Machines CorporationInventors: Lawrence Shungwei Mok, Tsorng-Dih Yuan
-
Publication number: 20060220225Abstract: Described are semiconductor package devices with improved reliability and methods of manufacturing thereof. In one embodiment, a package device is disclosed that includes a chip having an active surface and a coupling surface opposite the active surface, where the chip has one or more integrated circuits and bumps. The device also includes a thermal spreader thermally coupled to the coupling surface of the chip for dissipating heat generated by the chip, and a thermal interface material located between the thermal spreader and the coupling surface of the chip for improving the heat dissipation. In addition, the device also includes a boundary material located between the thermal spreader and the coupling surface of the chip, where the boundary material is configured to surround a perimeter of the thermal interface material to maintain the thermal interface material between the thermal spreader and the coupling surface of the chip.Type: ApplicationFiled: March 29, 2005Publication date: October 5, 2006Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ching-Yu Ni, Tsorng-Dih Yuan, Hsin-Yu Pan
-
Publication number: 20060170088Abstract: Disclosed are novel spacer structures for stacked semiconductor package devices. In addition, methods of manufacturing spacers and stacked semiconductor package devices having such spacers are also disclosed. In one embodiment, a spacer includes a first mounting surface couplable to a longitudinal face of a first substrate, where the first mounting surface has a first surface area. The spacer also includes a second mounting surface substantially parallel to the first mounting surface and located on an opposing side of the spacer from the first mounting surface. Furthermore, the second mounting surface is couplable to a longitudinal face of a second substrate and has a second surface area larger than the first surface area.Type: ApplicationFiled: February 1, 2005Publication date: August 3, 2006Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsin-Hui Lee, Mirng-Ji Lii, Chien-Hsiun Lee, Hsin-Yu Pan, Tsorng-Dih Yuan
-
Flip chip ball grid array package assemblies and electronic devices with heat dissipation capability
Publication number: 20060118969Abstract: Flip chip ball grid array package assemblies. A chip is disposed on a substrate. A plurality of flip chip balls is connected between the chip and the substrate. A heat spreader is disposed on the chip and includes a first surface and a second surface opposite thereto. The first surface is connected to the chip, and the second surface includes at least one protrusion. A heat sink is connected to the heat spreader and includes at least one recess. The profile of the recess is complementary to that of the protrusion of the heat spreader. The protrusion is positioned in the recess. A plurality of ball grid array electrodes is disposed under the substrate.Type: ApplicationFiled: December 3, 2004Publication date: June 8, 2006Inventor: Tsorng-Dih Yuan -
Publication number: 20060118947Abstract: A flip chip ball grid array package is provided. In one embodiment, a flip chip ball grid array package comprises an inorganic substrate, a die disposed on the substrate, the die having a coefficient of thermal expansion approximately equal to the coefficient of thermal expansion of the substrate, a heat spreader disposed over the die, the heat spreader having a coefficient of thermal expansion approximately equal to the coefficients of thermal expansion of the die and the substrate, and at least one stiffener disposed between the substrate and the heat spreader, the stiffener having a coefficient of thermal expansion approximately equal to the coefficients of thermal expansion of the die, substrate, and the heat spreader, whereby warpages in the flip chip ball grid array package are reduced.Type: ApplicationFiled: December 3, 2004Publication date: June 8, 2006Inventors: Tsorng-Dih Yuan, Chung-Yi Lin, Hsin-Yu Pan
-
Publication number: 20060113663Abstract: A semiconductor package assembly is presented. The assembly comprises a first chip and a second chip. The back surfaces of the first and the second chips are thermally attached through a die attach material. The front surface of the first chip is attached to a substrate through bumps. A heat spreader extends from a surface of the semiconductor package assembly into the semiconductor package assembly and thermally attaches to the back surface of the first chip or the front surface of the second chip. Depending on the sizes of the chips and the location of the bonding pads, the heat spreader may be attached to the back surface of the first chip or the front surface of the second chip.Type: ApplicationFiled: December 1, 2004Publication date: June 1, 2006Inventors: Tsorng-Dih Yuan, Hsin-Yu Pan, Chung-Yi Lin
-
Patent number: 7052937Abstract: Thermal cooling structures of diamond or diamond-like materials are provided for conducting heat away from semiconductor devices. A first silicon-on-insulator embodiment comprises a plurality of thermal paths, formed after shallow trench and device fabrication steps are completed, which extend through the buried oxide and provide heat dissipation through to the underlying bulk silicon substrate. The thermal conduction path material is preferably diamond which has high thermal conductivity with low electrical conductivity. A second diamond trench cooling structure, formed after device fabrication has been completed, comprises diamond shallow trenches disposed between the devices and extending through the buried oxide layer. An alternative diamond thermal cooling structure includes a diamond insulation layer deposited over the semiconductor devices in either an SOI or bulk silicon structure.Type: GrantFiled: May 5, 2003Date of Patent: May 30, 2006Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Louis L. Hsu, Li-Kong Wang, Tsorng-Dih Yuan
-
Publication number: 20060063300Abstract: An integrated circuit package comprises a semiconductor die located on a substrate in a flip-chip configuration, an encapsulant layer overlying the non-active surface of the semiconductor die and at least a portion of the surface of the substrate adjacent the die, and a heat spreader comprising a thermally conductive material. The heat spreader directly interfaces to a top surface of the encapsulant layer overlying the die and the substrate. This package provides physical protection during handling and reduced die stress and warpage.Type: ApplicationFiled: September 22, 2004Publication date: March 23, 2006Inventors: Tsorng-Dih Yuan, Hsin-Yu Pan, Chung-Yi Lin