Patents by Inventor Tsuguto SUGAWARA
Tsuguto SUGAWARA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240194457Abstract: The disclosed substrate support includes a first region, a second region, a first electrode, and a second electrode. The first region is configured to hold a substrate placed thereon. The second region is provided to surround the first region and configured to hold an edge ring placed thereon. The first electrode is provided in the first region to receive a first electrical bias. The second electrode is provided in at least the second region to receive a second electrical bias. The second electrode extends below the first electrode to face the first electrode within the first region.Type: ApplicationFiled: February 20, 2024Publication date: June 13, 2024Applicant: Tokyo Electron LimitedInventors: Hajime TAMURA, Yasuharu SASAKI, Shin YAMAGUCHI, Tsuguto SUGAWARA, Katsuyuki KOIZUMI
-
Publication number: 20240194458Abstract: The disclosed substrate support includes a first region, a second region, a first electrode, and a second electrode. The first region is configured to hold a substrate placed thereon. The second region is provided to surround the first region and configured to hold an edge ring placed thereon. The first electrode is provided in the first region to receive a first electrical bias. The second electrode is provided in at least the second region to receive a second electrical bias. The second electrode extends below the first electrode to face the first electrode within the first region.Type: ApplicationFiled: February 20, 2024Publication date: June 13, 2024Applicant: Tokyo Electron LimitedInventors: Hajime TAMURA, Yasuharu SASAKI, Shin YAMAGUCHI, Tsuguto SUGAWARA, Katsuyuki KOIZUMI
-
Publication number: 20240153749Abstract: A plasma processing apparatus includes a plasma processing chamber; a base disposed in the plasma processing chamber; an electrostatic chuck, disposed on the base, having a substrate support portion and an edge ring support portion on which an edge ring is disposed so as to surround a substrate; a first clamping electrode disposed in the substrate support portion; a first bias electrode disposed below the first clamping electrode in the substrate support portion; a second clamping electrode disposed in the edge ring support portion; a second bias electrode disposed below the second clamping electrode in the edge ring support portion; a first power source electrically connected to the first bias electrode; and a second power source electrically connected to the second bias electrode.Type: ApplicationFiled: January 18, 2024Publication date: May 9, 2024Applicant: Tokyo Electron LimitedInventors: Yasuharu SASAKI, Tsuguto SUGAWARA, Shin YAMAGUCHI, Hajime TAMURA
-
Patent number: 11935729Abstract: The disclosed substrate support includes a first region, a second region, a first electrode, and a second electrode. The first region is configured to hold a substrate placed thereon. The second region is provided to surround the first region and configured to hold an edge ring placed thereon. The first electrode is provided in the first region to receive a first electrical bias. The second electrode is provided in at least the second region to receive a second electrical bias. The second electrode extends below the first electrode to face the first electrode within the first region.Type: GrantFiled: March 2, 2021Date of Patent: March 19, 2024Assignee: Tokyo Electron LimitedInventors: Hajime Tamura, Yasuharu Sasaki, Shin Yamaguchi, Tsuguto Sugawara, Katsuyuki Koizumi
-
Patent number: 11908666Abstract: A plasma processing apparatus includes a plasma processing chamber; a base disposed in the plasma processing chamber; an electrostatic chuck, disposed on the base, having a substrate support portion and an edge ring support portion on which an edge ring is disposed so as to surround a substrate; a first clamping electrode disposed in the substrate support portion; a first bias electrode disposed below the first clamping electrode in the substrate support portion; a second clamping electrode disposed in the edge ring support portion; a second bias electrode disposed below the second clamping electrode in the edge ring support portion; a first power source electrically connected to the first bias electrode; and a second power source electrically connected to the second bias electrode.Type: GrantFiled: August 8, 2022Date of Patent: February 20, 2024Assignee: TOKYO ELECTRON LIMITEDInventors: Yasuharu Sasaki, Tsuguto Sugawara, Shin Yamaguchi, Hajime Tamura
-
Publication number: 20220384155Abstract: A plasma processing apparatus includes a plasma processing chamber; a base disposed in the plasma processing chamber; an electrostatic chuck, disposed on the base, having a substrate support portion and an edge ring support portion on which an edge ring is disposed so as to surround a substrate; a first clamping electrode disposed in the substrate support portion; a first bias electrode disposed below the first clamping electrode in the substrate support portion; a second clamping electrode disposed in the edge ring support portion; a second bias electrode disposed below the second clamping electrode in the edge ring support portion; a first power source electrically connected to the first bias electrode; and a second power source electrically connected to the second bias electrode.Type: ApplicationFiled: August 8, 2022Publication date: December 1, 2022Applicant: Tokyo Electron LimitedInventors: Yasuharu SASAKI, Tsuguto Sugawara, Shin Yamaguchi, Hajime Tamura
-
Patent number: 11437223Abstract: A stage includes an electrostatic chuck that supports a substrate and an edge ring; and a base that supports the electrostatic chuck. The electrostatic chuck includes a first region having a first upper surface and supports the substrate placed on the first upper surface; a second region having a second upper surface, provided integrally around the first region, and supports the edge ring placed on the second upper surface; a first electrode provided in the first region to apply a DC voltage; a second electrode provided in the second region to apply a DC voltage, and a third electrode to apply a bias power.Type: GrantFiled: June 18, 2020Date of Patent: September 6, 2022Assignee: TOKYO ELECTRON LIMITEDInventors: Yasuharu Sasaki, Tsuguto Sugawara, Shin Yamaguchi, Hajime Tamura
-
Publication number: 20210305025Abstract: The disclosed substrate support includes a first region, a second region, a first electrode, and a second electrode. The first region is configured to hold a substrate placed thereon. The second region is provided to surround the first region and configured to hold an edge ring placed thereon. The first electrode is provided in the first region to receive a first electrical bias. The second electrode is provided in at least the second region to receive a second electrical bias. The second electrode extends below the first electrode to face the first electrode within the first region.Type: ApplicationFiled: March 2, 2021Publication date: September 30, 2021Applicant: Tokyo Electron LimitedInventors: Hajime TAMURA, Yasuharu SASAKI, Shin YAMAGUCHI, Tsuguto SUGAWARA, Katsuyuki KOIZUMI
-
Publication number: 20200402777Abstract: A stage includes an electrostatic chuck that supports a substrate and an edge ring; and a base that supports the electrostatic chuck. The electrostatic chuck includes a first region having a first upper surface and supports the substrate placed on the first upper surface; a second region having a second upper surface, provided integrally around the first region, and supports the edge ring placed on the second upper surface; a first electrode provided in the first region to apply a DC voltage; a second electrode provided in the second region to apply a DC voltage, and a third electrode to apply a bias power.Type: ApplicationFiled: June 18, 2020Publication date: December 24, 2020Applicant: TOKYO ELECTRON LIMITEDInventors: Yasuharu SASAKI, Tsuguto SUGAWARA, Shin YAMAGUCHI, Hajime TAMURA