Patents by Inventor Tsui Ping Chu

Tsui Ping Chu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240120639
    Abstract: A 3D IC package is provided. The 3D IC package includes: a first IC die comprising a first substrate at a back side of the first IC die; a second IC die stacked at the back side of the first IC die and facing the first substrate; a TSV through the first substrate and electrically connecting the first IC die and the second IC die, the TSV having a TSV cell including a TSV cell boundary surrounding the TSV; and a protection module fabricated in the first substrate, wherein the protection module is electrically connected to the TSV, and the protection module is within the TSV cell.
    Type: Application
    Filed: August 10, 2023
    Publication date: April 11, 2024
    Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Po-Hsiang Huang, Fong-Yuan Chang, Tsui-Ping Wang, Yi-Shin Chu
  • Patent number: 10026734
    Abstract: A MOS device assembly having at least two transistors, each transistor having a gate region. The dimensions of the gate region of the first transistor are different from the dimensions of the gate region of the second transistor. The transconductance of the MOS device assembly is substantially uniform when the gate regions of the first and second transistors are biased using the same voltage.
    Type: Grant
    Filed: November 15, 2011
    Date of Patent: July 17, 2018
    Assignee: X-FAB SEMICONDUCTOR FOUNDRIES AG
    Inventors: Brendan Toner, Tsui Ping Chu, Foo Sen Liew
  • Patent number: 9793338
    Abstract: A semiconductor device comprising a semiconductor substrate and a composite capacitor structure on the semiconductor substrate, wherein the composite capacitor structure comprises a capacitor stack comprising a lower and an upper capacitor, respectively comprising first and second dielectric materials, wherein the first and second dielectric materials are different materials and/or have different thicknesses from each other. This can minimize the voltage dependence of the capacitance of the composite capacitor structure. It is also possible to provide a composite capacitor structure on the semiconductor substrate, wherein the composite capacitor structure comprises at least a first and a second capacitor stack, each comprising a lower and an upper capacitor. The capacitors can be MIM capacitors.
    Type: Grant
    Filed: July 16, 2010
    Date of Patent: October 17, 2017
    Assignee: X-FAB SEMICONDUCTOR FOUNDRIES AG
    Inventors: Tsui Ping Chu, Peng Yang, Evie Siaw Hei Kho, Yong Kheng Ang, Swee Hua Tia
  • Patent number: 9059110
    Abstract: A method of reducing contamination of contact pads in a metallization system of a semiconductor device. Fluorine contamination of contact pads in a semiconductor device can be reduced by appropriately covering the sidewall portions of a metallization system in the scribe lane in order to significantly reduce or suppress the out diffusion of fluorine species, which may react with the exposed surface areas of the contact pads. The quality of the bond contacts is enhanced, possibly without requiring any modifications in terms of design rules and electrical specifications.
    Type: Grant
    Filed: September 4, 2009
    Date of Patent: June 16, 2015
    Assignee: X-Fab Semiconductor Foundries AG
    Inventors: Hyung Sun Yook, Tsui Ping Chu, Poh Ching Sim
  • Publication number: 20140367796
    Abstract: A MOS device assembly having at least two transistors, each transistor having a gate region. The dimensions of the gate region of the first transistor are different from the dimensions of the gate region of the second transistor. The transconductance of the MOS device assembly is substantially uniform when the gate regions of the first and second transistors are biased using the same voltage.
    Type: Application
    Filed: November 15, 2011
    Publication date: December 18, 2014
    Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AG
    Inventors: Brendan Toner, Tsui Ping Chu, Foo Sen Liew
  • Patent number: 8736021
    Abstract: In an integrated circuit an inductor metal layer is provided separately to the top metal layer, which includes the power and signal routing metal lines. Consequently, high performance inductors can be provided, for instance by using a moderately high metal thickness substantially without requiring significant modifications of the remaining metallization system.
    Type: Grant
    Filed: May 15, 2009
    Date of Patent: May 27, 2014
    Assignee: X-FAB Semiconductor Foundries AG
    Inventors: Tsui Ping Chu, Hyung Sun Yook, Poh Ching Sim
  • Publication number: 20130140677
    Abstract: A semiconductor device comprising a semiconductor substrate and a composite capacitor structure on the semiconductor substrate, wherein the composite capacitor structure comprises a capacitor stack comprising a lower and an upper capacitor, respectively comprising first and second dielectric materials, wherein the first and second dielectric materials are different materials and/or have different thicknesses from each other. This can minimize the voltage dependence of the capacitance of the composite capacitor structure. It is also possible to provide a composite capacitor structure on the semiconductor substrate, wherein the composite capacitor structure comprises at least a first and a second capacitor stack, each comprising a lower and an upper capacitor. The capacitors can be MIM capacitors.
    Type: Application
    Filed: July 16, 2010
    Publication date: June 6, 2013
    Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AG
    Inventors: Tsui Ping Chu, Peng Yang, Evie Siaw Hei Kho, Yong Kheng Ang, Swee Hua Tia
  • Publication number: 20120241914
    Abstract: A method of reducing contamination of contact pads in a metallization system of a semiconductor device. Fluorine contamination of contact pads in a semiconductor device can be reduced by appropriately covering the sidewall portions of a metallization system in the scribe lane in order to significantly reduce or suppress the out diffusion of fluorine species, which may react with the exposed surface areas of the contact pads. The quality of the bond contacts is enhanced, possibly without requiring any modifications in terms of design rules and electrical specifications.
    Type: Application
    Filed: September 4, 2009
    Publication date: September 27, 2012
    Applicant: X-Fab Semiconductor Foundries AG
    Inventors: Hyung Sun Yook, Tsui Ping Chu, Poh Ching Sim
  • Publication number: 20120068303
    Abstract: In an integrated circuit an inductor metal layer is provided separately to the top metal layer, which includes the power and signal routing metal lines. Consequently, high performance inductors can be provided, for instance by using a moderately high metal thickness substantially without requiring significant modifications of the remaining metallization system.
    Type: Application
    Filed: May 15, 2009
    Publication date: March 22, 2012
    Inventors: Tsui Ping Chu, Hyung Sun Yook, Poh Ching Sim
  • Patent number: 6759857
    Abstract: A new method and apparatus for detecting and measuring the level of metal present on the surface of a substrate is achieved. Energy, in the form of rf or light or microwave energy, is directed at the surface of a wafer, the reflected energy or the energy that passes through the semiconductor substrate is captured and analyzed for energy level and/or frequency content. Based on this analysis conclusions can be drawn regarding presence and type of metal on the surface of the wafer. Furthermore, by inclusion of metal within the resonating circuit of an rf generator changes the frequency of the vibration and therefore detects the presence of metal.
    Type: Grant
    Filed: September 27, 2002
    Date of Patent: July 6, 2004
    Assignee: Chartered Semiconductor Manufacturing Ltd.
    Inventors: Sik On Kong, Tsui Ping Chu
  • Patent number: 6633170
    Abstract: A new method and apparatus for detecting and measuring the level of metal present on the surface of a substrate is achieved. Energy, in the form of rf or light or microwave energy, is directed at the surface of a wafer, the reflected energy or the energy that passes through the semiconductor substrate is captured and analyzed for energy level and/or frequency content. Based on this analysis conclusions can be drawn regarding presence and type of metal on the surface of the wafer. Furthermore, by inclusion of metal within the resonating circuit of an rf generator changes the frequency of the vibration and therefore detects the presence of metal.
    Type: Grant
    Filed: September 30, 2002
    Date of Patent: October 14, 2003
    Assignee: Chartered Semiconductor Manufacturing Ltd.
    Inventors: Sik On Kong, Tsui Ping Chu
  • Publication number: 20030042915
    Abstract: A new method and apparatus for detecting and measuring the level of metal present on the surface of a substrate is achieved. Energy, in the form of rf or light or microwave energy, is directed at the surface of a wafer, the reflected energy or the energy that passes through the semiconductor substrate is captured and analyzed for energy level and/or frequency content. Based on this analysis conclusions can be drawn regarding presence and type of metal on the surface of the wafer. Furthermore, by inclusion of metal within the resonating circuit of an rf generator changes the frequency of the vibration and therefore detects the presence of metal.
    Type: Application
    Filed: September 27, 2002
    Publication date: March 6, 2003
    Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.
    Inventors: Sik On Kong, Tsui Ping Chu
  • Publication number: 20030038642
    Abstract: A new method and apparatus for detecting and measuring the level of metal present on the surface of a substrate is achieved. Energy, in the form of rf or light or microwave energy, is directed at the surface of a wafer, the reflected energy or the energy that passes through the semiconductor substrate is captured and analyzed for energy level and/or frequency content. Based on this analysis conclusions can be drawn regarding presence and type of metal on the surface of the wafer. Furthermore, by inclusion of metal within the resonating circuit of an rf generator changes the frequency of the vibration and therefore detects the presence of metal.
    Type: Application
    Filed: September 30, 2002
    Publication date: February 27, 2003
    Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.
    Inventors: Sik On Kong, Tsui Ping Chu
  • Patent number: 6476604
    Abstract: A new method and apparatus for detecting and measuring the level of metal present on the surface of a substrate is achieved. Energy, in the form of rf or light or microwave energy, is directed at the surface of a wafer, the reflected energy or the energy that passes through the semiconductor substrate is captured and analyzed for energy level and/or frequency content. Based on this analysis conclusions can be drawn regarding presence and type of metal on the surface of the wafer. Furthermore, by inclusion of metal within the resonating circuit of an rf generator changes the frequency of the vibration and therefore detects the presence of metal.
    Type: Grant
    Filed: April 12, 1999
    Date of Patent: November 5, 2002
    Assignee: Chartered Semiconductor Manufacturing Ltd.
    Inventors: Sik On Kong, Tsui Ping Chu