Patents by Inventor Tsunenori Shiimoto
Tsunenori Shiimoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220238602Abstract: With respect to a selection element that includes a plurality of switch layers and performs selection control in response to an applied voltage, a period in which the selection element can be used is extended. The selection element includes first and second electrodes, a plurality of switch layers, and an intermediate electrode. The first and second electrode are provided to face each other. The intermediate electrode is disposed between the first and second electrodes. The plurality of switch layers are disposed with the intermediate electrode interposed therebetween. A direction in which the plurality of switch layers have the intermediate electrode interposed therebetween is a direction in which the first and second electrodes face each other.Type: ApplicationFiled: April 22, 2020Publication date: July 28, 2022Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Masayuki SHIMUTA, Tsunenori SHIIMOTO
-
Patent number: 10338984Abstract: Detecting a defective cell in a memory in consideration of an error property difference depending on the storage state. A determination unit determines whether there is a possibility of defect for each of unit-of-storages on a memory cell formed with a non-volatile memory. The non-volatile memory undergoes either a reset operation that transitions a state from a low resistive state (LRS) to a high resistive state (HRS) or a set operation that transitions the state from the high resistive state to the low resistive state. The determination unit determines a unit-of-storage in which the number of errors in predetermined one of the reset operation and the set operation has exceeded a predetermined standard, as a unit-of-storage suspected of having a defect.Type: GrantFiled: July 9, 2015Date of Patent: July 2, 2019Assignee: SONY CORPORATIONInventors: Yasushi Fujinami, Kenichi Nakanishi, Tsunenori Shiimoto, Tetsuya Yamamoto, Tatsuo Shinbashi, Hideaki Okubo, Haruhiko Terada, Ken Ishii, Hiroyuki Iwaki, Matatoshi Honjo
-
Patent number: 10340279Abstract: Semiconductors and methods of manufacturing semiconductors are provided. A semiconductor can include a plurality of insulating layers, and a plurality of conductive layers, with the insulating layers and the conductive layers alternately stacked. A plurality of through electrodes penetrate the conductive layers. At least some the through electrodes are electrically connected to one of the conductive layers. In addition, different conductive layers are connected to different through electrodes. A method of forming a semiconductor structure includes providing a plurality of antifuses, wherein each of the through electrodes is separated from each of the conductive layers by an antifuse. The method further includes supplying at least a first voltage to a first through electrode while applying less than a second voltage to the other electrodes, wherein the first voltage is greater than the second voltage.Type: GrantFiled: May 18, 2016Date of Patent: July 2, 2019Assignee: Sony Semiconductor Solutions CorporationInventor: Tsunenori Shiimoto
-
Publication number: 20180102371Abstract: Semiconductors and methods of manufacturing semiconductors are provided. A semiconductor can include a plurality of insulating layers, and a plurality of conductive layers, with the insulating layers and the conductive layers alternately stacked. A plurality of through electrodes penetrate the conductive layers. At least some the through electrodes are electrically connected to one of the conductive layers. In addition, different conductive layers are connected to different through electrodes. A method of forming a semiconductor structure includes providing a plurality of antifuses, wherein each of the through electrodes is separated from each of the conductive layers by an antifuse. The method further includes supplying at least a first voltage to a first through electrode while applying less than a second voltage to the other electrodes, wherein the first voltage is greater than the second voltage.Type: ApplicationFiled: May 18, 2016Publication date: April 12, 2018Inventor: Tsunenori SHIIMOTO
-
Patent number: 9870819Abstract: A semiconductor device including a memory device configured to take a plurality of resistance states that are distinguishable from one another; a bias application section configured to apply, in a bias application period, a bias signal to the memory device; and a determination section configured to determine a resistance state of the memory device on the basis of a detection signal, in which the detection signal is generated in the memory device to which the bias signal is applied. The bias application section sets a length of the bias application period in accordance with a resistance value of the memory device, when the resistance state determined by the determination section is predetermined one of the resistance states.Type: GrantFiled: November 18, 2016Date of Patent: January 16, 2018Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Tsunenori Shiimoto
-
Publication number: 20170255502Abstract: Detecting a defective cell in a memory in consideration of an error property difference depending on the storage state. A determination unit determines whether there is a possibility of defect for each of unit-of-storages on a memory cell formed with a non-volatile memory. The non-volatile memory undergoes either a reset operation that transitions a state from a low resistive state (LRS) to a high resistive state (HRS) or a set operation that transitions the state from the high resistive state to the low resistive state. The determination unit determines a unit-of-storage in which the number of errors in predetermined one of the reset operation and the set operation has exceeded a predetermined standard, as a unit-of-storage suspected of having a defect.Type: ApplicationFiled: July 9, 2015Publication date: September 7, 2017Inventors: YASUSHI FUJINAMI, KENICHI NAKANISHI, TSUNENORI SHIIMOTO, TETSUYA YAMAMOTO, TATSUO SHINBASHI, HIDEAKI OKUBO, HARUHIKO TERADA, KEN ISHII, HIROYUKI IWAKI, MATATOSHI HONJO
-
Publication number: 20170069376Abstract: A semiconductor device including a memory device configured to take a plurality of resistance states that are distinguishable from one another; a bias application section configured to apply, in a bias application period, a bias signal to the memory device; and a determination section configured to determine a resistance state of the memory device on the basis of a detection signal, in which the detection signal is generated in the memory device to which the bias signal is applied. The bias application section sets a length of the bias application period in accordance with a resistance value of the memory device, when the resistance state determined by the determination section is predetermined one of the resistance states.Type: ApplicationFiled: November 18, 2016Publication date: March 9, 2017Inventor: Tsunenori Shiimoto
-
Patent number: 9548112Abstract: A semiconductor device including a memory device configured to take a plurality of resistance states that are distinguishable from one another; a bias application section configured to apply, in a bias application period, a bias signal to the memory device; and a determination section configured to determine a resistance state of the memory device on the basis of a detection signal, in which the detection signal is generated in the memory device to which the bias signal is applied. The bias application section sets a length of the bias application period in accordance with a resistance value of the memory device, when the resistance state determined by the determination section is predetermined one of the resistance states.Type: GrantFiled: November 6, 2015Date of Patent: January 17, 2017Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Tsunenori Shiimoto
-
Publication number: 20160064074Abstract: A semiconductor device including a memory device configured to take a plurality of resistance states that are distinguishable from one another; a bias application section configured to apply, in a bias application period, a bias signal to the memory device; and a determination section configured to determine a resistance state of the memory device on the basis of a detection signal, in which the detection signal is generated in the memory device to which the bias signal is applied. The bias application section sets a length of the bias application period in accordance with a resistance value of the memory device, when the resistance state determined by the determination section is predetermined one of the resistance states.Type: ApplicationFiled: November 6, 2015Publication date: March 3, 2016Inventor: Tsunenori Shiimoto
-
Patent number: 9208872Abstract: A semiconductor device includes; a memory device configured to take a plurality of resistance states that are distinguishable from one another; a bias application section configured to apply, in a bias application period, a bias signal to the memory device; and a determination section configured to determine a resistance state of the memory device on the basis of a detection signal, in which the detection signal is generated in the memory device to which the bias signal is applied. The bias application section sets a length of the bias application period in accordance with a resistance value of the memory device, when the resistance state determined by the determination section is predetermined one of the resistance states.Type: GrantFiled: February 25, 2014Date of Patent: December 8, 2015Assignee: SONY CORPORATIONInventor: Tsunenori Shiimoto
-
Patent number: 8913416Abstract: Disclosed herein is a variable-resistance memory device including a first common line; a second common line; a storage element connected between the first common line and the second common line to serve as a storage element whose resistance changes in accordance with a voltage applied to the storage element; and a driving control circuit.Type: GrantFiled: April 30, 2012Date of Patent: December 16, 2014Assignee: Sony CorporationInventors: Makoto Kitagawa, Tsunenori Shiimoto
-
Patent number: 8842463Abstract: A storage apparatus includes: a plurality of storage elements configured to have the resistance state thereof changed in accordance with an applied voltage; and a drive portion configured to perform a resistance change operation and a read operation, the resistance change operation involving writing or erasing information to or from the storage elements by changing the resistance state thereof, the read operation involving reading the information from the storage elements; wherein the drive portion includes an amplifier configured to output a read signal upon execution of the read operation, a constant current load, and a control portion configured to perform the resistance change operation and a direct verify operation on the storage elements, the direct verify operation involving carrying out, subsequent to the resistance change operation, the read operation for verifying whether the writing or erasing of the information to or from the storage elements has been normally accomplished.Type: GrantFiled: September 25, 2013Date of Patent: September 23, 2014Assignee: Sony CorporationInventors: Makoto Kitagawa, Tsunenori Shiimoto, Tomohito Tsushima
-
Publication number: 20140254241Abstract: A semiconductor device includes; a memory device configured to take a plurality of resistance states that are distinguishable from one another; a bias application section configured to apply, in a bias application period, a bias signal to the memory device; and a determination section configured to determine a resistance state of the memory device on the basis of a detection signal, in which the detection signal is generated in the memory device to which the bias signal is applied. The bias application section sets a length of the bias application period in accordance with a resistance value of the memory device, when the resistance state determined by the determination section is predetermined one of the resistance states.Type: ApplicationFiled: February 25, 2014Publication date: September 11, 2014Applicant: Sony CorporationInventor: Tsunenori Shiimoto
-
Publication number: 20140022833Abstract: A storage apparatus includes: a plurality of storage elements configured to have the resistance state thereof changed in accordance with an applied voltage; and a drive portion configured to perform a resistance change operation and a read operation, the resistance change operation involving writing or erasing information to or from the storage elements by changing the resistance state thereof, the read operation involving reading the information from the storage elements; wherein the drive portion includes an amplifier configured to output a read signal upon execution of the read operation, a constant current load, and a control portion configured to perform the resistance change operation and a direct verify operation on the storage elements, the direct verify operation involving carrying out, subsequent to the resistance change operation, the read operation for verifying whether the writing or erasing of the information to or from the storage elements has been normally accomplished.Type: ApplicationFiled: September 25, 2013Publication date: January 23, 2014Applicant: Sony CorporationInventors: Makoto Kitagawa, Tsunenori Shiimoto, Tomohito Tsushima
-
Patent number: 8576608Abstract: A memory apparatus includes: a plurality of memory cells which includes a first resistance change element; and a read-out circuit which determines the size of a resistance value of the first resistance change element by comparing the resistance state of a memory cell selected among the plurality of memory cells to the resistance state of a reference memory cell, wherein the reference memory cell includes a second resistance change element, a resistance value of the second resistance change element with respect to an applied voltage is smaller than that in a high resistance state of the first resistance change element, and the second resistance change element shows the same resistance change characteristic as the first resistance change element.Type: GrantFiled: December 5, 2011Date of Patent: November 5, 2013Assignee: Sony CorporationInventors: Tomohito Tsushima, Makoto Kitagawa, Tsunenori Shiimoto, Chieko Nakashima, Hiroshi Yoshihara, Kentaro Ogata
-
Patent number: 8570787Abstract: A storage apparatus includes: a plurality of storage elements configured to have the resistance state thereof changed in accordance with an applied voltage; and a drive portion configured to perform a resistance change operation and a read operation, the resistance change operation involving writing or erasing information to or from the storage elements by changing the resistance state thereof, the read operation involving reading the information from the storage elements; wherein the drive portion includes an amplifier configured to output a read signal upon execution of the read operation, a constant current load, and a control portion configured to perform the resistance change operation and a direct verify operation on the storage elements, the direct verify operation involving carrying out, subsequent to the resistance change operation, the read operation for verifying whether the writing or erasing of the information to or from the storage elements has been normally accomplished.Type: GrantFiled: February 15, 2012Date of Patent: October 29, 2013Assignee: Sony CorporationInventors: Makoto Kitagawa, Tsunenori Shiimoto, Tomohito Tsushima
-
Patent number: 8482950Abstract: A non-volatile semiconductor memory device includes: a memory component in which an electric charge discharging rate between two electrodes is different in accordance with logic of stored information; a sense amplifier that detects the logic of the information by comparing a discharge electric potential of a wiring to which one of the electrodes of the memory component is connected with a reference electric potential; and a load capacitance changing unit that changes load capacitance of a sense node of the sense amplifier to which the discharge electric potential is input or both the load capacitance of the sense node and load capacitance of a reference node of the sense amplifier to which the reference electric potential is input in accordance with the logic of the information read out by the memory component.Type: GrantFiled: October 27, 2010Date of Patent: July 9, 2013Assignee: Sony CorporationInventors: Makoto Kitagawa, Tsunenori Shiimoto
-
Patent number: 8446756Abstract: Provided is a method of driving a storage device capable of improving reliability of data write in the storage device including a variable resistance element. At the time of data write operation, a plurality of write pulses having shapes different from each other are applied between electrodes 21 and 24 in a variable resistance element 2. Diffusion loss of a conductive path caused by self-heat generation (generation of Joule heat) of the variable resistance element 2 may be prevented, and thus data hold operation after write is stabilized. Also, the variable resistance element 2 may be prevented from being destructed when the write operation is sufficiently performed, and thus the data write operation is stabilized.Type: GrantFiled: August 12, 2008Date of Patent: May 21, 2013Assignee: Sony CorporationInventors: Tsunenori Shiimoto, Nobumichi Okazaki, Tomohito Tsushima
-
Patent number: 8416602Abstract: A nonvolatile semiconductor memory device includes: a memory element in which a rate of charge discharge between two electrodes of the memory element differs according to a logical value of stored information; cell wiring connected to one electrode of the memory element; a sense amplifier having a sense node connected to the cell wiring, the sense amplifier reading the logical value of the information by comparing a potential of the sense node with a reference potential; and a readout control circuit capable of switching between a dynamic sense operation performing readout by precharging the cell wiring and discharging or charging the cell wiring via the memory element and a static sense operation performing readout in a state of a current load being connected to the sense node.Type: GrantFiled: January 20, 2011Date of Patent: April 9, 2013Assignee: Sony CorporationInventors: Makoto Kitagawa, Tsunenori Shiimoto, Tomohito Tsushima
-
Patent number: 8379430Abstract: A memory device includes: a memory unit in which an electric charge discharging rate between two electrodes is different in accordance with logic of stored information; a sense amplifier that detects the logic of the information by comparing a discharge electric potential of a wiring to which one electrode of the memory unit is connected with a reference electric potential; and a replica circuit that has a replica unit emulating the memory unit and controls a sense timing of the sense amplifier in accordance with a discharge rate of the replica unit.Type: GrantFiled: October 19, 2010Date of Patent: February 19, 2013Assignee: Sony CorporationInventors: Makoto Kitagawa, Tsunenori Shiimoto, Hiroshi Yoshihara