Patents by Inventor Tsung-Hua Wu
Tsung-Hua Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11939664Abstract: A semiconductor process system includes a process chamber. The process chamber includes a wafer support configured to support a wafer. The system includes a bell jar configured to be positioned over the wafer during a semiconductor process. The interior surface of the bell jar is coated with a rough coating. The rough coating can include zirconium.Type: GrantFiled: August 30, 2021Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Meng-Chun Hsieh, Tsung-Yu Tsai, Hsing-Yuan Huang, Chih-Chang Wu, Szu-Hua Wu, Chin-Szu Lee
-
Patent number: 11927303Abstract: A wearable device includes a host, a first belt, a second belt, a circuit board, a cable, and an adjustment mechanism. The first belt, one end of which is connected to a first side of the host, has a cable holding part. One end of the second belt is connected to a second side of the host. The circuit board is disposed at an overlap of the first belt and the second belt. A first end and a second end opposite to each other of the cable are connected to the circuit board and the first side respectively, and a holding section of the cable is fixed to the cable holding part. The adjusting mechanism is disposed at an overlap of the first belt and the second belt to adjust an overlapping length of the first belt and the second belt.Type: GrantFiled: July 25, 2022Date of Patent: March 12, 2024Assignee: HTC CorporationInventors: Tsen-Wei Kung, Chung-Ju Wu, Tsung Hua Yang, Chih-Yao Chang, Wei Te Tu
-
Patent number: 11513001Abstract: A module comprises a display element, a first polarizing element, a light sensor, a transparent layer, and a second polarizing element. The display element emits a display light source. The first polarizing element covers the display element, and blocks a first phase portion of the display light source and allows a second phase portion of the display light source to penetrate. The transparent layer covers the first polarizing element. The light sensor is disposed on one side of the display element or the first polarizing element. The second polarizing element is disposed between the light sensor and the transparent layer and blocks a second phase portion of the display light source.Type: GrantFiled: October 28, 2020Date of Patent: November 29, 2022Assignee: Sensortek Technology Corp.Inventors: Feng-Jung Hsu, Tsung-Hua Wu
-
Publication number: 20210325253Abstract: An optical sensing method and an optical sensor module thereof. The optical sensing method includes obtaining an optical signal by sensing with a first optical sensor and a second optical sensor, respectively. The first optical sensor and the second optical sensor have different optical sensing wavelength ranges. Furthermore, a color temperature determination unit receives the optical signals of the first and second optical sensors and calculates a color temperature value by substituting an equation. In this way, the optical sensing method and its optical sensor module can obtain color temperature calculations with high accuracy and can effectively reduce the system computational complexity.Type: ApplicationFiled: December 2, 2020Publication date: October 21, 2021Inventors: FENG-JUNG HSU, TSUNG-HUA WU
-
Publication number: 20210285816Abstract: The present application provides a light sensor module, which comprise a display element, a first polarizing element, a light sensor, a transparent layer, and a second polarizing element. The display element emits a display light source. The first polarizing element covers the display element, and blocks a first phase portion of the display light source and allows a second phase portion of the display light source to penetrate. The transparent layer covers the first polarizing element. The light sensor is disposed on one side of the display element or the first polarizing element. The second polarizing element is disposed between the light sensor and the transparent layer and blocks a second phase portion of the display light source.Type: ApplicationFiled: October 28, 2020Publication date: September 16, 2021Inventors: FENG-JUNG HSU, TSUNG-HUA WU
-
Patent number: 7955100Abstract: An electronic device and a connector thereof are provided. The electronic device includes a circuit board and an electronic device and the connector disposed on the circuit board. The connector includes a slot and a cap. The slot is configured for a card module to be plugged in along a plugging direction. A first pillar portion and a second pillar portion are at two opposite sides of the slot. The cap is disposed on a top of the first pillar portion and has a first protruding portion. The first protruding portion protrudes out of a side of the first pillar portion away from the second pillar portion while observing along the plugging direction.Type: GrantFiled: February 24, 2010Date of Patent: June 7, 2011Assignee: ASUSTeK Computer Inc.Inventors: Ming-Hung Chung, Shu-Fen Huang, Yu-Chen Lee, Tsung-Hua Wu
-
Publication number: 20110003490Abstract: An electronic device and a connector thereof are provided. The electronic device includes a circuit board and an electronic device and the connector disposed on the circuit board. The connector includes a slot and a cap. The slot is configured for a card module to be plugged in along a plugging direction. A first pillar portion and a second pillar portion are at two opposite sides of the slot. The cap is disposed on a top of the first pillar portion and has a first protruding portion. The first protruding portion protrudes out of a side of the first pillar portion away from the second pillar portion while observing along the plugging direction.Type: ApplicationFiled: February 24, 2010Publication date: January 6, 2011Applicant: ASUSTEK COMPUTER INC.Inventors: Ming-Hung Chung, Shu-Fen Huang, Yu-Chen Lee, Tsung-Hua Wu
-
Patent number: 7518241Abstract: A wafer structure including a semiconductor substrate, a number of UBM layers and a number of bumps is provided. The semiconductor substrate has an active surface, a number of bonding pads and a passivation layer. The bonding pads are positioned on the active surface of the semiconductor substrate. The passivation layer covers the active surface of the semiconductor substrate and exposes the bonding pads. The UBM layers are respectively arranged on the bonding pads, and each UBM layer includes an adhesive layer, a super-lattice barrier layer and a wetting layer. The adhesion layer is disposed on bonding pads. The super-lattice barrier layer is disposed on the adhesion layer and includes a number of alternately stacked sub-barrier layers and sub-wetting layers. The wetting layer is disposed on the super-lattice barrier layer, and the bump is disposed on the wetting layer.Type: GrantFiled: August 31, 2006Date of Patent: April 14, 2009Assignee: Advanced Semiconductor Engineering Inc.Inventors: Li-Cheng Tai, Jui-I Yu, Jiunn Chen, Chueh-An Hsieh, Shyh-Ing Wu, Shih-Kuang Chen, Tsung-Chieh Ho, Tsung-Hua Wu
-
Patent number: 7375020Abstract: The present invention provides a method of forming a plurality of bumps over a wafer. The wafer has a plurality of contact pads and a passivation layer thereon and the passivation layer exposes the contact pads. An adhesion layer is formed over the active surface of the wafer and covers both the contact pads and the passivation layer. A metallic layer is formed over the adhesion layer. The patterned adhesion layer and patterned metallic layer remain on top of the contact pads. A photoresist layer having a plurality of openings that expose the metallic layer is formed on the active surface of the wafer. A flux material is deposited into the openings and then a solder block is disposed into each of the openings. A reflow process is performed to bond the solder block with the metallic layer. Finally, the flux material and the photoresist layer are removed.Type: GrantFiled: November 19, 2004Date of Patent: May 20, 2008Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Tsung-Hua Wu, Min-Lung Huang, Shih-Chang Lee, Jen-Kuang Fang, Yung-I Yeh
-
Patent number: 7221052Abstract: A chip scale package with micro antenna includes a chip, a first dielectric layer and an antenna. The chip has an active surface, a first bonding pad and a second bonding pad on the active surface. The first dielectric layer is formed on the active surface of the chip. The first dielectric layer has a plurality of openings to expose the first bonding pad and the second bonding pad. Each of the openings has an expanding inclined sidewall. The antenna is formed on the upper surface of the first dielectric layer and connected to the first bonding pad and the second bonding pad through the inclined sidewall of the openings for preventing antenna cracking.Type: GrantFiled: October 6, 2005Date of Patent: May 22, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Min-Lung Huang, Tsung-Hua Wu
-
Publication number: 20070045848Abstract: A wafer structure including a semiconductor substrate, a number of UBM layers and a number of bumps is provided. The semiconductor substrate has an active surface, a number of bonding pads and a passivation layer. The bonding pads are positioned on the active surface of the semiconductor substrate. The passivation layer covers the active surface of the semiconductor substrate and exposes the bonding pads. The UBM layers are respectively arranged on the bonding pads, and each UBM layer includes an adhesive layer, a super-lattice barrier layer and a wetting layer. The adhesion layer is disposed on bonding pads. The super-lattice barrier layer is disposed on the adhesion layer and includes a number of alternately stacked sub-barrier layers and sub-wetting layers. The wetting layer is disposed on the super-lattice barrier layer, and the bump is disposed on the wetting layer.Type: ApplicationFiled: August 31, 2006Publication date: March 1, 2007Inventors: Li-Cheng Tai, Jui-I Yu, Jiunn Chen, Chueh-An Hsieh, Shyh-Ing Wu, Shih-Kuang Chen, Tsung-Chieh Ho, Tsung-Hua Wu
-
Publication number: 20060276023Abstract: A method for forming bumps is disclosed. First, a substrate having an under bump metallurgy (UBM) layer thereon is provided. Next, a patterned photoresist is disposed over the surface of the UBM layer, in which an opening is formed within the photoresist to expose part of the UBM layer. Next, a foot plating is disposed into the opening to partially cover the UBM layer and a solder is deposited into the opening thereafter. After removing the photoresist, an etching process is performed to remove part of the foot plating and the UBM layer by utilizing the solder as a mask. A reflow process is performed thereafter to transform the solder into a bump.Type: ApplicationFiled: May 29, 2006Publication date: December 7, 2006Inventors: Min-Lung Huang, Tsung-Hua Wu
-
Patent number: 7064428Abstract: A wafer-level package structure, applicable to a flip-chip arrangement on a carrier, which comprises a plurality of contact points, is described. This wafer-level package structure is mainly formed with a chip and a conductive layer. The conductive layer is arranged on the bonding pads of the chip as contact points. The conductive layer can further be arranged at a region outside the bonding pads on the chip as a heat sink to enhance the heat dissipation ability of the package.Type: GrantFiled: December 19, 2002Date of Patent: June 20, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Ho-Ming Tong, Chun-Chi Lee, Jen-Kuang Fang, Min-Lung Huang, Jau-Shoung Chen, Ching-Huei Su, Chao-Fu Weng, Yung-Chi Lee, Yu-Chen Chou, Tsung-Hua Wu, Su Tao
-
Publication number: 20060081982Abstract: A chip scale package with micro antenna includes a chip, a first dielectric layer and an antenna. The chip has an active surface, a first bonding pad and a second bonding pad on the active surface. The first dielectric layer is formed on the active surface of the chip. The first dielectric layer has a plurality of openings to expose the first bonding pad and the second bonding pad. Each of the openings has an expanding inclined sidewall. The antenna is formed on the upper surface of the first dielectric layer and connected to the first bonding pad and the second bonding pad through the inclined sidewall of the openings for preventing antenna cracking.Type: ApplicationFiled: October 6, 2005Publication date: April 20, 2006Inventors: Min-Lung Huang, Tsung-Hua Wu
-
Patent number: 6967153Abstract: A bump fabrication process for forming a bump over a wafer having a plurality of bonding pads thereon is provided. A patterned solder mask layer having a plurality of openings that exposes the respective bonding pads is formed over a wafer. The area of the opening in a the cross-sectional area through a the bottom-section as well as through a the top-section of the opening is smaller than the area of the opening in a the cross-sectional area through a the mid-section of the opening. Solder material is deposited into the opening and then a reflow process is conducted fusing the solder material together to form a spherical bump inside the opening. Finally, the solder mask layer is removed. In addition, a pre-formed bump may form on the bonding pad of the wafer prior to forming the patterned solder mask layer over the wafer having at least with an opening that exposes the pre-formed bump.Type: GrantFiled: February 10, 2003Date of Patent: November 22, 2005Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Ho-Ming Tong, Chun-Chi Lee, Jen-Kuang Fang, Min-Lung Huang, Jau-Shoung Chen, Ching-Huei Su, Chao-Fu Weng, Yung-Chi Lee, Yu-Chen Chou, Tsung-Hua Wu, Su Tao
-
Patent number: 6927964Abstract: A semiconductor device with a capability can prevent a burnt fuse pad from re-electrical connection, wherein the semiconductor device includes a bump pad and a fuse pad over a wafer. The fuse pad includes the burnt fuse pad having a gap for electrical isolation. The semiconductor device comprises a dielectric layer, disposed substantially above the burnt fuse pad and filling the gap, and a bump structure, disposed on the bump pad. The foregoing semiconductor device can further comprise a passivation layer, which exposes the bump pad and a portion of the burnt fuse pad. Wherein, the dielectric layer is over the passivation layer, covers the exposed portion of the burnt fuse pad and fills the gap.Type: GrantFiled: August 15, 2003Date of Patent: August 9, 2005Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Ho-Ming Tong, Chun-Chi Lee, Jen-Kuang Fang, Min-Lung Huang, Jau-Shoung Chen, Ching-Huei Su, Chao-Fu Weng, Yung-Chi Lee, Yu-Chen Chou, Tsung-Hua Wu, Su Tao
-
Publication number: 20050161812Abstract: A wafer-level package structure, applicable to a flip-chip type arrangement on a carrier having a plurality of contact points is described. This wafer-level package structure comprises a chip having a protective layer and a plurality of bonding pads and a conductive layer. The conductive layer is arranged on the bonding pads of the chip as contact points. The wafer-level package structure can further include a heat sink to enhance the heat dissipation ability of the package structure.Type: ApplicationFiled: April 14, 2005Publication date: July 28, 2005Inventors: Ho-Ming Tong, Chun-Chi Lee, Jen-Kuang Fang, Min-Lung Huang, Jau-Shou Chen, Ching-Huei Su, Chao-Fu Weng, Yung-Chi Lee, Yu-Chen Chou, Tsung-Hua Wu, Su Tao
-
Patent number: 6916732Abstract: A method of forming a plurality of bumps over a wafer. The wafer has an active surface having a passivation layer and a plurality of contact pads thereon. The passivation layer exposes the contact pads on the active surface. An adhesion layer is formed over the active surface of the wafer and covers both the contact pads and the passivation layer. A metallic layer is formed over the adhesion layer. The adhesion layer and the metallic layer are patterned so that the adhesion layer and the metallic layer remain on top of the contact pads. A photoresist layer is formed on the active surface of the wafer. The photoresist layer has a plurality of openings that expose the metallic layer. Flux material is deposited into the openings and then a solder block is disposed into each of the openings. A reflow process is carried out so that the solder block bonds with the metallic layer. Finally, the flux material and the photoresist layer are removed.Type: GrantFiled: July 11, 2003Date of Patent: July 12, 2005Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Tsung-Hua Wu, Min-Lung Huang, Shih-Chang Lee, Jen-Kuang Fang, Yung-I Yeh
-
Publication number: 20050085061Abstract: The present invention provides a method of forming a plurality of bumps over a wafer. The wafer has a plurality of contact pads and a passivation layer thereon and the passivation layer exposes the contact pads. An adhesion layer is formed over the active surface of the wafer and covers both the contact pads and the passivation layer. A metallic layer is formed over the adhesion layer. The patterned adhesion layer and patterned metallic layer remain on top of the contact pads. A photoresist layer having a plurality of openings that expose the metallic layer is formed on the active surface of the wafer. A flux material is deposited into the openings and then a solder block is disposed into each of the openings. A reflow process is performed to bond the solder block with the metallic layer. Finally, the flux material and the photoresist layer are removed.Type: ApplicationFiled: November 19, 2004Publication date: April 21, 2005Inventors: Tsung-Hua Wu, Min-Lung Huang, Shih-Chang Lee, Jen-Kuang Fang, Yung-I Yeh
-
Patent number: 6877653Abstract: A method of modifying the tin to lead ratio of a tin-lead bump forms a patterned solder mask over a substrate that comprises a first tin-lead bump formed thereon, the patterned solder mask having an opening that exposes the tin-lead bump. A solder material including tin and lead is filled in the opening of the solder mask over the first tin-lead bump. The solder material has a tin to lead ratio that differs from that of the first tin-lead bump. The solder material is reflowed to fuse with the first tin-lead bump, which forms a second tin-lead bump. The tin to lead ratio of the second tin-lead bump is thereby different from that of the first tin-lead bump.Type: GrantFiled: January 17, 2003Date of Patent: April 12, 2005Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Ho-Ming Tong, Chun-Chi Lee, Jen-Kuang Fang, Min-Lung Huang, Jau-Shoung Chen, Ching-Huei Su, Chao-Fu Weng, Yung-Chi Lee, Yu-Chen Chou, Tsung-Hua Wu, Su Tao