Patents by Inventor Tsung-Yen Lee
Tsung-Yen Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11967582Abstract: A multi-chip device includes a first material within a substrate. The first material has a first coefficient of thermal expansion different than a second coefficient of thermal expansion of the substrate. A first chip overlies a first portion of the first material and a first portion of the substrate. A second chip overlies a second portion of the first material and a second portion of the substrate. The first material is between the first portion of the substrate and the second portion of the substrate.Type: GrantFiled: April 24, 2023Date of Patent: April 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Chin-Hua Wang, Po-Chen Lai, Shu-Shen Yeh, Tsung-Yen Lee, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11944935Abstract: A gas detection purification device is disclosed and includes a main body, a purification unit, a gas guider, a gas detection module and a controlling-driving module. The main body includes an inlet, an outlet, an external socket and a gas-flow channel disposed between the inlet and the outlet. The purification unit is disposed in the gas-flow channel for filtering gas introduced through the gas-flow channel. The gas guider is disposed in the gas channel and located at a side of the purification unit. The gas is inhaled through the inlet, flows through the purification unit and is discharged out through the outlet. The gas detection module is plugged into or detached from the external socket. The controlling driving module is disposed within the main body and electrically connected to the gas guider to control the operation of the gas guider in an enabled state and a disabled state.Type: GrantFiled: December 2, 2020Date of Patent: April 2, 2024Assignee: MICROJET TECHNOLOGY CO., LTD.Inventors: Hao-Jan Mou, Yung-Lung Han, Chi-Feng Huang, Chang-Yen Tsai, Wei-Ming Lee, Tsung-I Lin
-
Patent number: 11944412Abstract: A blood pressure detection device manufactured by a semiconductor process includes a substrate, a microelectromechanical element, a gas-pressure-sensing element, a driving-chip element, an encapsulation layer and a valve layer. The substrate includes inlet apertures. The microelectromechanical element and the gas-pressure-sensing element are stacked and integrally formed on the substrate. The encapsulation layer is encapsulated and positioned on the substrate. A flowing-channel space is formed above the microelectromechanical element and the gas-pressure-sensing element. The encapsulation layer includes an outlet aperture in communication with an airbag. The driving-chip element controls the microelectromechanical element, the gas-pressure-sensing element and valve units to transport gas.Type: GrantFiled: June 2, 2021Date of Patent: April 2, 2024Assignee: MICROJET TECHNOLOGY CO., LTD.Inventors: Hao-Jan Mou, Ying-Lun Chang, Ching-Sung Lin, Chi-Feng Huang, Yung-Lung Han, Chang-Yen Tsai, Wei-Ming Lee, Chun-Yi Kuo, Tsung-I Lin
-
Publication number: 20240063208Abstract: A method includes forming a first redistribution structure over a carrier, where forming the first redistribution structure includes forming a plurality of first organic polymer layers over the carrier, and forming a plurality of first conductive lines in the plurality of first organic polymer layers, attaching a first package structure to the first redistribution structure, the first package structure including a first semiconductor die, a molding material that surrounds an entirety of a perimeter of the first semiconductor die, and a second redistribution structure on bottom surfaces of the first semiconductor die and the molding material, dispensing a first underfill into a first gap between the plurality of first conductive lines and the first package structure, bonding a substrate to the first redistribution structure using first conductive connectors, and dispensing a second underfill into a second gap between the substrate and the first redistribution structure.Type: ApplicationFiled: August 22, 2022Publication date: February 22, 2024Inventors: Tsung-Yen Lee, Chia-Kuei Hsu, Ming-Chih Yew, Shin-Puu Jeng
-
Publication number: 20230395563Abstract: A multi-die package includes a plurality of non-active dies among the IC dies included in the multi-die package. The non-active dies may be included to reduce the amount of encapsulant material and/or an underfill material that is used in the multi-die package, which reduces the amount of CTE mismatch in the multi-die package. Moreover, a plurality of non-active dies may be positioned in an adjacent manner between two or more active IC dies. The use of a plurality of non-active dies in a particular area of the multi-die package increases the quantity of gaps in the multi-die package. The increased quantity of gaps in the multi-die package provides an increased amount of area in the multi-die package for stress and strain absorption, and enables more even distribution of stresses and strains in the multi-die package.Type: ApplicationFiled: July 18, 2022Publication date: December 7, 2023Inventors: Chia-Kuei HSU, Ming-Chih YEW, Tsung-Yen LEE, Shin-Puu JENG
-
Publication number: 20230326879Abstract: A package structure is provided. The package structure includes a semiconductor die bonding on a first surface of a redistribution structure through first bonding elements, and a wall structure bonding on the first surface of the redistribution structure through second bonding elements. The wall structure includes a plurality of partitions laterally arranged in a discontinuous ring, and the semiconductor die is located within the discontinuous ring.Type: ApplicationFiled: June 5, 2023Publication date: October 12, 2023Inventors: Po-Chen LAI, Chin-Hua WANG, Ming-Chih YEW, Li-Ling LIAO, Tsung-Yen LEE, Po-Yao LIN, Shin-Puu JENG
-
Publication number: 20230317661Abstract: A method includes forming a package component comprising forming a dielectric layer, patterning the dielectric layer to form an opening, and forming a redistribution line including a via in the opening, a conductive pad, and a bent trace. The via is vertically offset from the conductive pad. The conductive pad and the bent trace are over the dielectric layer. The bent trace connects the conductive pad to the via, and the bent trace includes a plurality of sections with lengthwise directions un-parallel to each other. A conductive bump is formed on the conductive pad.Type: ApplicationFiled: June 1, 2023Publication date: October 5, 2023Inventors: Tsung-Yen Lee, Chia-Kuei Hsu, Shang-Lun Tsai, Ming-Chih Yew, Po-Yao Lin
-
Publication number: 20230305404Abstract: A method of lithography process is provided. The method includes forming a conductive layer over a reticle. The method includes applying ionized particles to the reticle by a discharging device. The method includes forming a photoresist layer over a semiconductor substrate. The method includes securing the semiconductor substrate by a wafer electrostatic-clamp. The method also includes patterning the photoresist layer by emitting radiation from a radiation source via the reticle.Type: ApplicationFiled: May 31, 2023Publication date: September 28, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Lun CHANG, Chueh-Chi KUO, Tsung-Yen LEE, Tzung-Chi FU, Li-Jui CHEN, Po-Chung CHENG, Che-Chang HSU
-
Patent number: 11756873Abstract: A semiconductor package and a manufacturing method for the semiconductor package are provided. The semiconductor package at least has a semiconductor die and a redistribution layer disposed on an active surface of the semiconductor die and electrically connected with the semiconductor die. The redistribution layer has a wiring-free zone arranged at a location below a corner of the semiconductor die. An underfill is disposed between the semiconductor die and the redistribution layer. The wiring-free zone is located below the underfill and is in contact with the underfill. The wiring-free zone extends horizontally from the semiconductor die to the underfill.Type: GrantFiled: February 26, 2021Date of Patent: September 12, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Kuei Hsu, Ming-Chih Yew, Tsung-Yen Lee, Po-Yao Lin, Shin-Puu Jeng
-
Publication number: 20230275038Abstract: A chip package structure is provided. The chip package structure includes a first semiconductor die bonded over an interposer substrate and a warpage release layer structure. The chip package structure also includes a first organic material layer covering an upper surface of the first semiconductor die; and a first metal layer covering an upper surface of the first organic material layer. The first metal layer has a planar shape that is the same as a planar shape of the first semiconductor die, as viewed in a top-view perspective.Type: ApplicationFiled: May 3, 2023Publication date: August 31, 2023Inventors: Chin-Hua WANG, Kuang-Chun LEE, Shu-Shen YEH, Tsung-Yen LEE, Po-Yao LIN, Shin-Puu JENG
-
Publication number: 20230266682Abstract: A system is provided. The system includes an exposing device configured to generate a real-time image, including multiple first align marks, of a mask and an adjusting device configured to adjust an off-set of the mask from a pre-determined position to be smaller than a minimum aligning distance according to the first align marks and multiple align marks on a substrate, and further to move the mask closer to the pre-determined position to have a displacement, less than a minimum mapping distance, from the pre-determined position according to the real-time image and a reference image of the mask.Type: ApplicationFiled: May 1, 2023Publication date: August 24, 2023Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hao-Yu LAN, Po-Chung CHENG, Ching-Juinn HUANG, Tzung-Chi FU, Tsung-Yen LEE
-
Publication number: 20230260963Abstract: A multi-chip device includes a first material within a substrate. The first material has a first coefficient of thermal expansion different than a second coefficient of thermal expansion of the substrate. A first chip overlies a first portion of the first material and a first portion of the substrate. A second chip overlies a second portion of the first material and a second portion of the substrate. The first material is between the first portion of the substrate and the second portion of the substrate.Type: ApplicationFiled: April 24, 2023Publication date: August 17, 2023Inventors: Chin-Hua WANG, Po-Chen LAI, Shu-Shen YEH, Tsung-Yen LEE, Po-Yao LIN, Shin-Puu JENG
-
Patent number: 11703763Abstract: A reticle, a reticle container and a method of lithography process are provided. The reticle container includes: a cover configured to protect a reticle, a baseplate, and a discharging device on the baseplate. The baseplate has: a top surface configured to engage to the cover and a bottom surface opposite to the top surface. The discharging device is configured to neutralize static charges accumulated on the reticle.Type: GrantFiled: April 29, 2022Date of Patent: July 18, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Lun Chang, Chueh-Chi Kuo, Tsung-Yen Lee, Tzung-Chi Fu, Li-Jui Chen, Po-Chung Cheng, Che-Chang Hsu
-
Patent number: 11705406Abstract: A package structure is provided. The package structure includes a redistribution structure and a first semiconductor die over the redistribution structure. The package structure also includes a wall structure laterally surrounding the first semiconductor die and the wall structure includes a plurality of partitions separated from one another. The package structure also includes an underfill material between the wall structure and the first semiconductor die. The package structure also includes a molding compound encapsulating the wall structure and the underfill material.Type: GrantFiled: June 17, 2021Date of Patent: July 18, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Chen Lai, Chin-Hua Wang, Ming-Chih Yew, Li-Ling Liao, Tsung-Yen Lee, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11705420Abstract: A method includes forming a package component comprising forming a dielectric layer, patterning the dielectric layer to form an opening, and forming a redistribution line including a via in the opening, a conductive pad, and a bent trace. The via is vertically offset from the conductive pad. The conductive pad and the bent trace are over the dielectric layer. The bent trace connects the conductive pad to the via, and the bent trace includes a plurality of sections with lengthwise directions un-parallel to each other. A conductive bump is formed on the conductive pad.Type: GrantFiled: February 18, 2021Date of Patent: July 18, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Tsung-Yen Lee, Chia-Kuei Hsu, Shang-Lun Tsai, Ming-Chih Yew, Po-Yao Lin
-
Patent number: 11694974Abstract: Structures and formation methods of a chip package structure are provided. The chip package structure includes a semiconductor die bonded over an interposer substrate. The chip package structure also includes a warpage release layer structure. The warpage release layer structure includes an organic material layer and an overlying high coefficient of thermal expansion (CTE) material layer with a CTE that is substantially equal to or greater than 9 ppm/° C. The organic material layer is in direct contact with the upper surface of the semiconductor die, and the overlying high CTE material layer covers the upper surface of the semiconductor die.Type: GrantFiled: July 8, 2021Date of Patent: July 4, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Hua Wang, Kuang-Chun Lee, Shu-Shen Yeh, Tsung-Yen Lee, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11675280Abstract: A system is disclosed. The system includes a cleaning device and a scanner device. The cleaning device is configured to clean a mask. The scanner device is coupled to the cleaning device and is configured to receive the mask, a reference image and a real-time image that is captured at the mask. The reference image includes at least one first mark image having a plurality of mapping marks on the mask. The real-time image includes at least one second mark image having the plurality of mapping marks on the mask. The scanner device is configured to map the at least one second mark image in the real-time image with the at least one first image in the reference image, when a lithography exposing process is performed. A method is also disclosed herein.Type: GrantFiled: August 27, 2021Date of Patent: June 13, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hao-Yu Lan, Po-Chung Cheng, Ching-Juinn Huang, Tzung-Chi Fu, Tsung-Yen Lee
-
Patent number: 11637087Abstract: A multi-chip device includes a first material within a substrate. The first material has a first coefficient of thermal expansion different than a second coefficient of thermal expansion of the substrate. A first chip overlies a first portion of the first material and a first portion of the substrate. A second chip overlies a second portion of the first material and a second portion of the substrate. The first material is between the first portion of the substrate and the second portion of the substrate.Type: GrantFiled: August 27, 2021Date of Patent: April 25, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Chin-Hua Wang, Po-Chen Lai, Shu-Shen Yeh, Tsung-Yen Lee, Po-Yao Lin, Shin-Puu Jeng
-
Publication number: 20230114584Abstract: A package structure including an organic interposer substrate, a semiconductor die, conductive bumps, an underfill, and an insulating encapsulation is provided. The organic interposer substrate includes stacked organic dielectric layers and conductive wirings embedded in the stacked organic dielectric layers. The semiconductor die is disposed over and electrically connected to the conductive wirings of the organic interposer substrate, and the semiconductor die includes chamfered edges. The conductive bumps are disposed between the semiconductor die and the organic interposer substrate, and the semiconductor die is electrically connected to the organic interposer substrate through the conductive bumps. The underfill is disposed between the semiconductor die and the organic interposer substrate, wherein the underfill encapsulates the conductive bumps and is in contact with the chamfered edges of the at least one semiconductor die.Type: ApplicationFiled: December 13, 2022Publication date: April 13, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Yen Lee, Chin-Hua Wang, Ming-Chih Yew, Po-Yao Lin, Shin-Puu Jeng
-
Publication number: 20230063550Abstract: A multi-chip device includes a first material within a substrate. The first material has a first coefficient of thermal expansion different than a second coefficient of thermal expansion of the substrate. A first chip overlies a first portion of the first material and a first portion of the substrate. A second chip overlies a second portion of the first material and a second portion of the substrate. The first material is between the first portion of the substrate and the second portion of the substrate.Type: ApplicationFiled: August 27, 2021Publication date: March 2, 2023Inventors: Chin-Hua WANG, Po-Chen LAI, Shu-Shen YEH, Tsung-Yen LEE, Po-Yao LIN, Shin-Puu JENG