Patents by Inventor Umanath R. Kamath

Umanath R. Kamath has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11181426
    Abstract: A temperature sensor includes a current source to produce a first bias current and a second bias current, a plurality of diodes, and temperature estimation circuitry. The plurality of diodes includes at least a first diode to receive the first bias current and a second diode to receive the second bias current. The temperature estimate circuitry measures a first voltage bias across the first diode resulting from the first bias current and a second voltage bias across the second diode resulting from the second bias current, and estimates a temperature of an environment of the temperature sensor based at least in part on the first voltage bias and the second voltage bias. The temperature sensor further includes error detection circuitry to measure at least one of the first or second bias currents and determine an amount of error in the temperature estimate based at least in part on the measurement.
    Type: Grant
    Filed: February 5, 2019
    Date of Patent: November 23, 2021
    Assignee: Xilinx, Inc.
    Inventors: Edward Cullen, Umanath R. Kamath, John K. Jennings, Diarmuid Collins, Ionut C. Cical
  • Patent number: 10680583
    Abstract: A control circuit used in an integrated circuit device is described. The control circuit comprises a startup timer configured to generate a startup timing signal; a startup circuit configured to generate a startup control signal; and a switching element coupled between the startup circuit and a load; wherein the switching element applies the startup control signal to the load during a startup period associated with the startup timing signal. A method of controlling an operation of an integrated circuit device is also described.
    Type: Grant
    Filed: February 26, 2019
    Date of Patent: June 9, 2020
    Assignee: XILINX, INC.
    Inventors: Umanath R. Kamath, Diarmuid Collins, Edward Cullen
  • Patent number: 10545053
    Abstract: An example dynamic element matching (DEM) circuit includes: a plurality of bipolar junction transistors (BJTs), each of the plurality of BJTs having a base terminal and a collector terminal coupled to electrical ground; a plurality of pairs of force switches, each pair of force switches coupled to an emitter of a respective one of the plurality of BJTs; a plurality of pairs of sense switches, where each pair of sense switches is coupled to the emitter of a respective one of the plurality of BJTs, a first switch in each pair of sense switches is coupled to a first node, and a second switch in each pair of sense switches is coupled to a second node; a first current source coupled to a first switch in each pair of force switches; and a second current source coupled to a second switch in each pair of force switches.
    Type: Grant
    Filed: June 7, 2017
    Date of Patent: January 28, 2020
    Assignee: XILINX, INC.
    Inventors: Umanath R. Kamath, Padraig Kelly, John K. Jennings
  • Publication number: 20190172504
    Abstract: An example voltage reference circuit includes: a reference circuit comprising a first circuit configured to generate a proportional-to-temperature current and corresponding first control voltage and a second circuit configured to generate a complementary-to-temperature current and corresponding second control voltage; a first current source coupled to a first load circuit, the first current source generating a sum current of the proportional-to-temperature current and the complementary-to-temperature current in response to the first and second control voltages, the first load circuit generating a zero temperature coefficient (Tempco) voltage from the sum current; and a second current source coupled to a second load circuit, the second current source generating the sum current of the proportional-to-temperature current and the complementary-to-temperature current in response to the first and second control voltages, the second load circuit generating a negative Tempco voltage from the sum current and the compl
    Type: Application
    Filed: December 5, 2017
    Publication date: June 6, 2019
    Applicant: Xilinx, Inc.
    Inventors: Umanath R. Kamath, John K. Jennings, Edward Cullen, Ionut C. Cical, Darragh Walsh
  • Patent number: 10290330
    Abstract: An example voltage reference circuit includes: a reference circuit comprising a first circuit configured to generate a proportional-to-temperature current and corresponding first control voltage and a second circuit configured to generate a complementary-to-temperature current and corresponding second control voltage; a first current source coupled to a first load circuit, the first current source generating a sum current of the proportional-to-temperature current and the complementary-to-temperature current in response to the first and second control voltages, the first load circuit generating a zero temperature coefficient (Tempco) voltage from the sum current; and a second current source coupled to a second load circuit, the second current source generating the sum current of the proportional-to-temperature current and the complementary-to-temperature current in response to the first and second control voltages, the second load circuit generating a negative Tempco voltage from the sum current and the compl
    Type: Grant
    Filed: December 5, 2017
    Date of Patent: May 14, 2019
    Assignee: XILINX, INC.
    Inventors: Umanath R. Kamath, John K. Jennings, Edward Cullen, Ionut C. Cical, Darragh Walsh
  • Patent number: 10289178
    Abstract: Methods and apparatus are described for detecting both single event latch-up (SEL) and electrical overvoltage stress (EOS) using a single, reconfigurable detection circuit. One example circuit capable of detecting a latch-up state and an overvoltage condition generally includes an impedance element coupled to a power supply node; a voltage divider coupled to the power supply node; a multiplexer having a first input coupled to a tap of the voltage divider, a second input coupled to a first portion of the impedance element, and a third input coupled to a second portion of the impedance element; a reference generator; and an analog-to-digital converter (ADC) having a first input coupled to an output of the multiplexer and a second input coupled to an output of the reference generator.
    Type: Grant
    Filed: April 4, 2017
    Date of Patent: May 14, 2019
    Assignee: XILINX, INC.
    Inventors: Adrian Lynam, John K. Jennings, Umanath R. Kamath, Michael J. Hart, James Karp
  • Patent number: 10224884
    Abstract: A circuit for implementing a multifunction output generator is described. The circuit comprises an amplifier circuit having a first input and a second input; a voltage generator coupled at a first node to a first input of the amplifier circuit; a controllable current source configured to provide a variable current to the first node; and a switching circuit enabling the operation of the amplifier circuit in a first mode for sensing a temperature and a second mode for providing a reference voltage. A method of implementing a multifunction output generator is described.
    Type: Grant
    Filed: February 7, 2017
    Date of Patent: March 5, 2019
    Assignee: XILINX, INC.
    Inventors: Umanath R. Kamath, John K. Jennings, Adrian Lynam
  • Publication number: 20180356294
    Abstract: An example dynamic element matching (DEM) circuit includes: a plurality of bipolar junction transistors (BJTs), each of the plurality of BJTs having a base terminal and a collector terminal coupled to electrical ground; a plurality of pairs of force switches, each pair of force switches coupled to an emitter of a respective one of the plurality of BJTs; a plurality of pairs of sense switches, where each pair of sense switches is coupled to the emitter of a respective one of the plurality of BJTs, a first switch in each pair of sense switches is coupled to a first node, and a second switch in each pair of sense switches is coupled to a second node; a first current source coupled to a first switch in each pair of force switches; and a second current source coupled to a second switch in each pair of force switches.
    Type: Application
    Filed: June 7, 2017
    Publication date: December 13, 2018
    Applicant: Xilinx, Inc.
    Inventors: Umanath R. Kamath, Padraig Kelly, John K. Jennings
  • Patent number: 10120399
    Abstract: An example method of trimming a voltage reference in an integrated circuit (IC) includes at a first temperature, sequencing through a first plurality of trim codes for a reference circuit of the voltage reference configured to generate a proportional-to-temperature current and a corresponding first control voltage, and a complementary-to-temperature current and a corresponding second control voltage. The method further includes measuring a voltage output of the voltage reference for each of the first plurality of trim codes to obtain first voltage output values. The method further includes at a second temperature, sequencing through a second plurality of trim codes for the reference circuit. The method further includes measuring the voltage output of the voltage reference for each of the second plurality of trim codes to obtain second voltage output values. The method further includes selecting a trim code for the reference circuit based on the first voltage output values and the second voltage output values.
    Type: Grant
    Filed: December 20, 2017
    Date of Patent: November 6, 2018
    Assignee: XILINX, INC.
    Inventors: Umanath R. Kamath, Edward Cullen, John K. Jennings
  • Patent number: 10054968
    Abstract: An integrated circuit includes a reference voltage circuit. The reference voltage circuit includes a bipolar junction transistor (BJT) configured to receive a first current during a first phase of a clock cycle to generate a first base-emitter junction voltage, and receive a second current during a second phase of the clock cycle to generate a second base-emitter junction voltage. The reference voltage circuit includes a switched capacitor circuit configured to provide a reference voltage associated with the first base-emitter junction voltage and the second base-emitter junction voltage.
    Type: Grant
    Filed: September 15, 2016
    Date of Patent: August 21, 2018
    Assignee: XILINX, INC.
    Inventors: Umanath R. Kamath, John K. Jennings
  • Publication number: 20180226929
    Abstract: A circuit for implementing a multifunction output generator is described. The circuit comprises an amplifier circuit having a first input and a second input; a voltage generator coupled at a first node to a first input of the amplifier circuit; a controllable current source configured to provide a variable current to the first node; and a switching circuit enabling the operation of the amplifier circuit in a first mode for sensing a temperature and a second mode for providing a reference voltage. A method of implementing a multifunction output generator is described.
    Type: Application
    Filed: February 7, 2017
    Publication date: August 9, 2018
    Applicant: Xilinx, Inc.
    Inventors: Umanath R. Kamath, John K. Jennings, Adrian Lynam
  • Publication number: 20180074533
    Abstract: An integrated circuit includes a reference voltage circuit. The reference voltage circuit includes a bipolar junction transistor (BJT) configured to receive a first current during a first phase of a clock cycle to generate a first base-emitter junction voltage, and receive a second current during a second phase of the clock cycle to generate a second base-emitter junction voltage. The reference voltage circuit includes a switched capacitor circuit configured to provide a reference voltage associated with the first base-emitter junction voltage and the second base-emitter junction voltage.
    Type: Application
    Filed: September 15, 2016
    Publication date: March 15, 2018
    Applicant: Xilinx, Inc.
    Inventors: Umanath R. Kamath, John K. Jennings