Patents by Inventor Umesh Srikantiah
Umesh Srikantiah has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240089195Abstract: A multi-port data communication apparatus includes a first port having a first physical interface circuit configured to couple the multi-port data communication apparatus to a first serial bus that has a first line and a second line, a second port having a second physical interface circuit configured to couple the multi-port data communication apparatus to a second serial bus that has a first line and a second line, and a controller. The controller is configured to use the first port during a first transaction restricted to transmissions over the first serial bus and use the first port and the second port in a second transaction in which data is transmitted over the second line of the first serial bus and the second line of the second serial bus in accordance with timing provided by a clock signal transmitted over the first line of the first serial bus.Type: ApplicationFiled: September 13, 2022Publication date: March 14, 2024Inventors: Lalan Jee MISHRA, Umesh SRIKANTIAH, Richard Dominic WIETFELDT, Radu PITIGOI-ARON
-
Patent number: 11907154Abstract: A receive clock generated at a receiver coupled to a one-wire bus is synchronized in each clock cycle, permitting reception of a data frame of unlimited length without clock overrun or underrun. A base clock signal provided by an oscillator is passed by a clock gating circuit while the clock gating circuit is enabled. A counter counts positive and negative edges in an output of the clock gating circuit. The clock gating circuit is disabled when an output of the counter indicates a preconfigured maximum count value. An edge synchronization circuit that synchronizes edges in the base clock signal with edges in a data signal received over the one-wire bus ignores edges in the data signal while the counter output has a value that is less than the maximum count value, and resets the counter in response to an edge detected in the data signal received over the one-wire bus.Type: GrantFiled: July 11, 2022Date of Patent: February 20, 2024Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Umesh Srikantiah, Francesco Gatta, Muhlis Kenan Ozel, Richard Dominic Wietfeldt
-
Patent number: 11886366Abstract: An apparatus coupled to a single-wire serial bus through a line driver is configured to determine that a first sequence start condition (SSC) has been initiated when the single-wire serial bus transitions from first to second signaling states. The line driver drives the single-wire serial bus to the first signaling state after a first duration to complete the first SSC, and an arbitration window with plural timeslots is provided when the line driver presents a high impedance to the single-wire serial bus after the first SSC. The line driver drives the single-wire serial bus to the first signaling state in each timeslot of the plural timeslots in which the single-wire serial bus is driven to the second signaling state. After the arbitration window has expired, the apparatus transmits a second SSC and a Manchester encoded command addressed to at least one slave device.Type: GrantFiled: February 22, 2022Date of Patent: January 30, 2024Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Umesh Srikantiah, Richard Dominic Wietfeldt
-
Publication number: 20240012778Abstract: A receive clock generated at a receiver coupled to a one-wire bus is synchronized in each clock cycle, permitting reception of a data frame of unlimited length without clock overrun or underrun. A base clock signal provided by an oscillator is passed by a clock gating circuit while the clock gating circuit is enabled. A counter counts positive and negative edges in an output of the clock gating circuit. The clock gating circuit is disabled when an output of the counter indicates a preconfigured maximum count value. An edge synchronization circuit that synchronizes edges in the base clock signal with edges in a data signal received over the one-wire bus ignores edges in the data signal while the counter output has a value that is less than the maximum count value, and resets the counter in response to an edge detected in the data signal received over the one-wire bus.Type: ApplicationFiled: July 11, 2022Publication date: January 11, 2024Inventors: Lalan Jee MISHRA, Umesh SRIKANTIAH, Francesco GATTA, Muhlis Kenan OZEL, Richard Dominic WIETFELDT
-
Publication number: 20230267085Abstract: An apparatus coupled to a single-wire serial bus through a line driver is configured to determine that a first sequence start condition (SSC) has been initiated when the single-wire serial bus transitions from first to second signaling states. The line driver drives the single-wire serial bus to the first signaling state after a first duration to complete the first SSC, and an arbitration window with plural timeslots is provided when the line driver presents a high impedance to the single-wire serial bus after the first SSC. The line driver drives the single-wire serial bus to the first signaling state in each timeslot of the plural timeslots in which the single-wire serial bus is driven to the second signaling state. After the arbitration window has expired, the apparatus transmits a second SSC and a Manchester encoded command addressed to at least one slave device.Type: ApplicationFiled: February 22, 2022Publication date: August 24, 2023Inventors: Lalan Jee MISHRA, Umesh SRIKANTIAH, Richard Dominic WIETFELDT
-
Patent number: 11513994Abstract: Systems, methods, and apparatus improve synchronization of trigger timing when triggers are configured over a serial bus. A data communication apparatus has an interface circuit that couples the data communication apparatus to a serial bus and is configured to receive a clock signal from the serial bus, a plurality of counters configured to count pulses in the clock signal, and a controller configured to receive a datagram from the serial bus, the datagram including a plurality of data bytes corresponding to the plurality of counters, configure each of the plurality of counters with a count value based on content of a corresponding data byte when the corresponding data byte is received from the datagram, cause each of the counters to refrain from counting until all of the counters have been configured with count values, and actuate a trigger when a counter associated with the trigger has counted to zero.Type: GrantFiled: January 14, 2021Date of Patent: November 29, 2022Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Umesh Srikantiah, Richard Dominic Wietfeldt
-
Publication number: 20220222200Abstract: Systems, methods, and apparatus improve synchronization of trigger timing when triggers are configured over a serial bus. A data communication apparatus has an interface circuit that couples the data communication apparatus to a serial bus and is configured to receive a clock signal from the serial bus, a plurality of counters configured to count pulses in the clock signal, and a controller configured to receive a datagram from the serial bus, the datagram including a plurality of data bytes corresponding to the plurality of counters, configure each of the plurality of counters with a count value based on content of a corresponding data byte when the corresponding data byte is received from the datagram, cause each of the counters to refrain from counting until all of the counters have been configured with count values, and actuate a trigger when a counter associated with the trigger has counted to zero.Type: ApplicationFiled: January 14, 2021Publication date: July 14, 2022Inventors: Lalan Jee MISHRA, Umesh SRIKANTIAH, Richard Dominic WIETFELDT
-
Publication number: 20220200650Abstract: Systems and methods for variable stride counting for timed-triggers in a radio frequency front end (RFFE) bus modify how a master clock controls counters in slaves. In particular, instead of having the master clock change a counter at a slave device on a one-to-one clock tick-to-counter change, exemplary aspects of the present disclosure contemplate allowing a bus ownership master (BOM) to select a stride size wherein each clock tick causes the counter to change by the size of the stride. Clock ticks are then sent less frequently over the clock line of the RFFE bus. In this fashion, fewer clock ticks are required to change the counter to the trigger event.Type: ApplicationFiled: December 18, 2020Publication date: June 23, 2022Inventors: Lalan Jee Mishra, Richard Dominic Wietfeldt, Umesh Srikantiah, Karthik Manivannan
-
Patent number: 11327912Abstract: Systems, methods, and apparatus for improving bus latency are described. A data communication method includes receiving a trigger actuation command from a bus master coupled to the serial bus, determining that a sequence is being executed in the slave device, and providing a trigger actuation signal corresponding to the trigger actuation command when execution of the sequence has been completed. A sequence initiation command may be received before the trigger actuation command, and the sequence may be initiated in response to the sequence initiation command. The trigger actuation command may be queued in a first queue, the sequence initiation command in may be queued in a second queue. Trigger actuation commands in the first queue may be associated with sequence initiation commands in the second queue. The sequence may be initiated in response to a sequence initiation command associated with the trigger actuation command corresponding to the trigger actuation signal.Type: GrantFiled: August 26, 2020Date of Patent: May 10, 2022Assignee: QUALCOMM IncorporatedInventors: Reza Rodd, Scott Davenport, Umesh Srikantiah, ZhenQi Chen
-
Publication number: 20220066978Abstract: Systems, methods, and apparatus improve accuracy of trigger timing by compensating for clock pulses that are suppressed when datagrams are transmitted over a serial bus. A method includes configuring an initial value of an output of a counter in a timing circuit, enabling the counter to count pulses in a clock signal received from the serial bus, determining that a datagram is being transmitted on the serial bus while the counter is counting the pulses in the clock signal, providing a timing value that represents a current value of the output of the counter adjusted to compensate for one or more clock pulses suppressed during transmission of the datagram, and providing a trigger when the timing value reaches a maximum value or a minimum value. The counter may be a countdown counter and two clock pulses may be suppressed for each sequence start condition transmitted on the serial bus.Type: ApplicationFiled: August 27, 2020Publication date: March 3, 2022Inventors: Lalan Jee MISHRA, Richard Dominic WIETFELDT, Umesh SRIKANTIAH, Karthik MANIVANNAN
-
Patent number: 11243902Abstract: Systems, methods, and apparatus for improving bus latency and reducing bus congestion are described. A data communication apparatus has a first interface circuit configured to couple the data communication apparatus to a primary serial bus, a second interface circuit configured to couple the data communication apparatus to a plurality of secondary serial buses, and a sequencer configured to respond to a first command received from the primary serial bus by initiating execution of a preconfigured sequence that causes a sequence of commands to be transmitted through the second interface circuit. The sequence of commands may be configured or selected to access registers in at least one device that is coupled to one of the secondary serial buses.Type: GrantFiled: August 26, 2020Date of Patent: February 8, 2022Assignee: QUALCOMM IncorporatedInventors: Reza Rodd, Scott Davenport, Umesh Srikantiah, ZhenQi Chen
-
Patent number: 11088815Abstract: Certain aspects of the present disclosure provide an apparatus for wireless communication. The apparatus generally includes a plurality of slave radio frequency (RF) devices, a master RF device configured to set a configuration parameter in a register to be applied by an RF slave device of the plurality of RF slave devices, and a clock line coupled between the master RF device and the plurality of slave RF devices. The slave RF device may be configured to: count a number of cycles of a clock signal on the clock line; and apply the configuration parameter for the slave RF device based on the count of the number of cycles, wherein the master RF device is further configured to disable an interrupt reporting function of the plurality of slave RF device during a time period between setting the configuration parameter in the register and the configuration parameter being applied.Type: GrantFiled: October 2, 2020Date of Patent: August 10, 2021Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Richard Dominic Wietfeldt, Umesh Srikantiah, Karthik Manivannan
-
Patent number: 11041904Abstract: In some aspects, the present disclosure provides a method for testing an integrated circuit (IC). In some configurations, the method includes determining, by a test controller embedded in the IC, a change in operation of the IC from a normal mode to a test mode. The method also includes communicating, by the test controller to a chain of data storage elements in the IC: a first test signal configured to change an input/output (I/O) function of a first IC pin, and a second test signal configured to apply one of a plurality of test functions to each data storage element in the chain of data storage elements. The method also includes, receiving, via a second IC pin, a test clock signal configured to control a latch function of each data storage element in the chain of data storage elements.Type: GrantFiled: October 1, 2019Date of Patent: June 22, 2021Assignee: QUALCOMM INCORPORATEDInventors: Tapan Jyoti Chakraborty, Umesh Srikantiah, Rachana Rout
-
Publication number: 20210096182Abstract: In some aspects, the present disclosure provides a method for testing an integrated circuit (IC). In some configurations, the method includes determining, by a test controller embedded in the IC, a change in operation of the IC from a normal mode to a test mode. The method also includes communicating, by the test controller to a chain of data storage elements in the IC: a first test signal configured to change an input/output (I/O) function of a first IC pin, and a second test signal configured to apply one of a plurality of test functions to each data storage element in the chain of data storage elements. The method also includes, receiving, via a second IC pin, a test clock signal configured to control a latch function of each data storage element in the chain of data storage elements.Type: ApplicationFiled: October 1, 2019Publication date: April 1, 2021Inventors: Tapan Jyoti CHAKRABORTY, Umesh SRIKANTIAH, Rachana ROUT
-
Publication number: 20210081348Abstract: Systems, methods, and apparatus for improving bus latency and reducing bus congestion are described. A data communication apparatus has a first interface circuit configured to couple the data communication apparatus to a primary serial bus, a second interface circuit configured to couple the data communication apparatus to a plurality of secondary serial buses, and a sequencer configured to respond to a first command received from the primary serial bus by initiating execution of a preconfigured sequence that causes a sequence of commands to be transmitted through the second interface circuit. The sequence of commands may be configured or selected to access registers in at least one device that is coupled to one of the secondary serial buses.Type: ApplicationFiled: August 26, 2020Publication date: March 18, 2021Inventors: Reza RODD, Scott DAVENPORT, Umesh SRIKANTIAH, ZhenQi CHEN
-
Publication number: 20210081340Abstract: Systems, methods, and apparatus for improving bus latency are described. A data communication method includes receiving a trigger actuation command from a bus master coupled to the serial bus, determining that a sequence is being executed in the slave device, and providing a trigger actuation signal corresponding to the trigger actuation command when execution of the sequence has been completed. A sequence initiation command may be received before the trigger actuation command, and the sequence may be initiated in response to the sequence initiation command. The trigger actuation command may be queued in a first queue, the sequence initiation command in may be queued in a second queue. Trigger actuation commands in the first queue may be associated with sequence initiation commands in the second queue. The sequence may be initiated in response to a sequence initiation command associated with the trigger actuation command corresponding to the trigger actuation signal.Type: ApplicationFiled: August 26, 2020Publication date: March 18, 2021Inventors: Reza RODD, Scott DAVENPORT, Umesh SRIKANTIAH, ZhenQi CHEN
-
Publication number: 20200133910Abstract: Systems, methods, and apparatus for improving bus latency are described. A data communication apparatus has an interface circuit adapted to couple the apparatus to a first serial bus, a clock source configured to provide a clock signal and a trigger handler. The interface circuit may be configured to receive trigger configuration information in a first transaction conducted over a serial bus, and receive a trigger actuation command from a bus master coupled to the serial bus. The trigger handler may be configured to delay a trigger actuation signal for a delay duration defined by the trigger configuration information, and provide the trigger actuation signal after the delay duration has expired. The trigger actuation signal may be generated in response to the trigger actuation command.Type: ApplicationFiled: October 2, 2019Publication date: April 30, 2020Inventors: Reza RODD, Scott DAVENPORT, Umesh SRIKANTIAH, ZhenQi CHEN
-
Patent number: 10614009Abstract: Systems, methods, and apparatus for data communication are provided. A method performed by a bus master includes terminating transmission of a first datagram by signaling a first bus park cycle on a serial bus, causing a driver to enter a high-impedance state, opening an interrupt window by providing a first edge in a clock signal transmitted on a second line of the serial bus, closing the interrupt window by providing a second edge in the clock signal, signaling a second bus park cycle on the serial bus, initiating an arbitration process when an interrupt was received on the first line of the serial bus while the interrupt window was open, and initiating a transmission of a second datagram when an interrupt was not received on the first line of the serial bus while the interrupt window was open.Type: GrantFiled: January 30, 2019Date of Patent: April 7, 2020Assignee: QUALCOMM IncorporatedInventors: Lalan Jee Mishra, Richard Dominic Wietfeldt, Helena Deirdre O'Shea, Wolfgang Roethig, Christopher Kong Yee Chun, ZhenQi Chen, Scott Davenport, Chiew-Guan Tan, Wilson Chen, Umesh Srikantiah
-
Publication number: 20190286587Abstract: Systems, methods, and apparatus for data communication are provided. A method performed by a bus master includes terminating transmission of a first datagram by signaling a first bus park cycle on a serial bus, causing a driver to enter a high-impedance state, opening an interrupt window by providing a first edge in a clock signal transmitted on a second line of the serial bus, closing the interrupt window by providing a second edge in the clock signal, signaling a second bus park cycle on the serial bus, initiating an arbitration process when an interrupt was received on the first line of the serial bus while the interrupt window was open, and initiating a transmission of a second datagram when an interrupt was not received on the first line of the serial bus while the interrupt window was open.Type: ApplicationFiled: January 30, 2019Publication date: September 19, 2019Inventors: Lalan Jee MISHRA, Richard Dominic WIETFELDT, Helena Deirdre O'SHEA, Wolfgang ROETHIG, Christopher Kong Yee CHUN, ZhenQi CHEN, Scott DAVENPORT, Chiew-Guan TAN, Wilson CHEN, Umesh SRIKANTIAH
-
Publication number: 20150009834Abstract: A pulse-per-n-seconds signal may be generated at a wireless communication station to synchronize the internal hardware of the wireless communication station.Type: ApplicationFiled: July 8, 2013Publication date: January 8, 2015Inventors: Umesh Srikantiah, Prashanth Haridas Hande, Bhupinder Singh Parhar, Raja Sekhar Bachu