Patents by Inventor Un-Byoung Kang
Un-Byoung Kang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11315802Abstract: A method of manufacturing a semiconductor package includes forming a plurality of trenches at a first surface of a silicon substrate, forming a conductive pad inside each of the plurality of trenches, forming a redistribution layer on the first surface of the silicon substrate, forming an external connection terminal on a first surface of the redistribution layer, removing the silicon substrate to expose each conductive pad, mounting a semiconductor chip to be connected to the conductive pads, and forming an encapsulant to cover at least one surface of the semiconductor chip.Type: GrantFiled: March 6, 2019Date of Patent: April 26, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Il Hwan Kim, Un Byoung Kang, Chung Sun Lee
-
Patent number: 11302660Abstract: Semiconductor devices are provided. A semiconductor device includes an insulating layer and a conductive element in the insulating layer. The semiconductor device includes a first barrier pattern in contact with a surface of the conductive element and a surface of the insulating layer. The semiconductor device includes a second barrier pattern on the first barrier pattern. Moreover, the semiconductor device includes a metal pattern on the second barrier pattern. Related semiconductor packages are also provided.Type: GrantFiled: February 27, 2020Date of Patent: April 12, 2022Inventors: Ju-Il Choi, Un-Byoung Kang, Jin Ho An, Jongho Lee, Jeonggi Jin, Atsushi Fujisaki
-
Publication number: 20220102315Abstract: A semiconductor package includes a first package substrate, a first semiconductor chip on the first package substrate, a plurality of first chip connection units to connect the first package substrate to the first semiconductor chip, an interposer on the first semiconductor chip, the interposer having a width greater than a width of the first semiconductor chip in a direction parallel to an upper surface of the first package substrate, and an upper filling layer including a center portion and an outer portion, the center portion being between the first semiconductor chip and the interposer, and the outer portion surrounding the center portion and having a thickness greater than a thickness of the center portion in a direction perpendicular to the upper surface of the first package substrate.Type: ApplicationFiled: December 10, 2021Publication date: March 31, 2022Inventors: Jang-woo LEE, Un-byoung KANG, Ji-hwang KIM, Jong-bo SHIM, Young-kun JEE
-
Patent number: 11282792Abstract: A semiconductor package includes a package substrate, a plurality of package terminals disposed on the bottom surface of the package substrate, and an interposer substrate disposed on the top surface of the package substrate, a plurality of interposer terminals disposed on the bottom surface of the interposer substrate and electrically connected to the package substrate, a first semiconductor chip disposed on the top surface of the interposer substrate, a second semiconductor chip disposed on the top surface of the interposer substrate and disposed to be horizontally separated from the first semiconductor chip, a first plurality of signal pads disposed on the top surface of the interposer substrate and electrically connected to wiring in the interposer substrate and one or more circuits in the first semiconductor chip, a second plurality of signal pads disposed on the top surface of the interposer substrate and electrically connected to wiring in the interposer substrate and to one or more circuits in the secType: GrantFiled: March 2, 2020Date of Patent: March 22, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young Kun Jee, Hae-Jung Yu, Sangwon Kim, Un-Byoung Kang, Jongho Lee, Dae-Woo Kim, Wonjae Lee
-
Publication number: 20220077040Abstract: A semiconductor package may include a redistribution substrate having a first surface and a second surface, opposite to each other, a semiconductor chip on the first surface of the redistribution substrate, and a solder pattern on the second surface of the redistribution substrate. The redistribution substrate may include an under-bump pattern coupled to the solder pattern, a first redistribution pattern on the under-bump pattern, the first redistribution pattern including a first via portion and a first wire portion, and a first seed pattern between the under-bump pattern and the first redistribution pattern and on a side surface of the first via portion and a bottom surface of the first wire portion. A bottom surface of the first seed pattern may be at a level lower than a top surface of the under-bump pattern.Type: ApplicationFiled: May 12, 2021Publication date: March 10, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Jeonggi JIN, Gyuho KANG, Solji SONG, Un-Byoung KANG, Ju-Il CHOI
-
Publication number: 20220068785Abstract: Disclosed are interconnection structures, semiconductor packages including the same, and methods of fabricating the same.Type: ApplicationFiled: May 19, 2021Publication date: March 3, 2022Inventors: JI-SEOK HONG, DONGWOO KIM, HYUNAH KIM, UN-BYOUNG KANG, CHUNGSUN LEE
-
Publication number: 20220037261Abstract: A semiconductor package including a redistribution substrate including an insulating layer and redistribution patterns in the insulating layer may be provided. Each of the redistribution patterns may include a via portion, a pad portion vertically overlapping the via portion, and a line portion extending from the pad portion. The via portion, the pad portion, and the line portion may be connected to each other to form a single object. A level of a bottom surface of the pad portion may be lower than a level of a bottom surface of the line portion. A width of the line portion may have a largest value at a level between a top surface of the line portion and the bottom surface of the line portion.Type: ApplicationFiled: June 16, 2021Publication date: February 3, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Ju-Il CHOI, Gyuho KANG, Un-Byoung KANG, Byeongchan KIM, Junyoung PARK, Jongho LEE, Hyunsu HWANG
-
Publication number: 20220028834Abstract: A semiconductor package is provided. The semiconductor package may include a first semiconductor die, a second semiconductor die stacked on the first semiconductor die, the second semiconductor die having a width smaller than a width of the first semiconductor die, a third semiconductor die stacked on the second semiconductor die, the third semiconductor die having a width smaller than the width of the first semiconductor die, and a mold layer covering side surfaces of the second and third semiconductor dies and a top surface of the first semiconductor die. The second semiconductor die may include a second through via, and the third semiconductor die may include a third conductive pad in contact with the second through via.Type: ApplicationFiled: April 30, 2021Publication date: January 27, 2022Inventors: HYUEKJAE LEE, UN-BYOUNG KANG, SANG CHEON PARK, JINKYEONG SEOL, SANGHOON LEE
-
Publication number: 20220020701Abstract: A semiconductor package including a package substrate, a connection substrate on the package substrate and having on a lower corner of the connection substrate a recession that faces a top surface of the package substrate, a semiconductor chip on the connection substrate, a plurality of first connection terminals connecting the connection substrate to the semiconductor chip, and a plurality of second connection terminals connecting the package substrate to the connection substrate. The recession is laterally spaced apart from the second connection terminals.Type: ApplicationFiled: March 16, 2021Publication date: January 20, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Yeongkwon KO, Un-Byoung KANG, Jaekyung YOO, Teak Hoon LEE
-
Patent number: 11227855Abstract: A semiconductor package includes a first package substrate, a first semiconductor chip on the first package substrate, a plurality of first chip connection units to connect the first package substrate to the first semiconductor chip, an interposer on the first semiconductor chip, the interposer having a width greater than a width of the first semiconductor chip in a direction parallel to an upper surface of the first package substrate, and an upper filling layer including a center portion and an outer portion, the center portion being between the first semiconductor chip and the interposer, and the outer portion surrounding the center portion and having a thickness greater than a thickness of the center portion in a direction perpendicular to the upper surface of the first package substrate.Type: GrantFiled: May 9, 2019Date of Patent: January 18, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jang-woo Lee, Un-byoung Kang, Ji-hwang Kim, Jong-bo Shim, Young-kun Jee
-
Patent number: 11222873Abstract: A semiconductor package may include first and second substrates, which are vertically stacked, a semiconductor device layer on a bottom surface of the second substrate to face a top surface of the first substrate, upper chip pads and an upper dummy pad on the top surface of the first substrate, penetration electrodes, which each penetrate the first substrate and are connected to separate, respective upper chip pads, lower chip pads on a bottom surface of the semiconductor device layer and electrically connected to separate, respective upper chip pads, and a lower dummy pad on the bottom surface of the semiconductor device layer and electrically isolated from the upper dummy pad. A distance between the upper and lower dummy pads in a horizontal direction that is parallel to the first substrate may be smaller than a diameter of the lower dummy pad.Type: GrantFiled: July 23, 2020Date of Patent: January 11, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Joonho Jun, Un-Byoung Kang, Sunkyoung Seo, Jongho Lee, Young Kun Jee
-
Publication number: 20210407949Abstract: A semiconductor package including a first stack; a plurality of TSVs passing through the first stack; a second stack on the first stack and including a second surface facing a first surface of the first stack; a first pad on the first stack and in contact with the TSVs; a second pad on the second stack; a bump connecting the first and second pads; a first redundancy pad on the first surface of the first stack, spaced apart from the first pad, and not in contact with the TSVs; a second redundancy pad on the second surface of the second stack and spaced apart from the second pad; and a redundancy bump connecting the first redundancy pad and the second redundancy pad, wherein the first pad and first redundancy pad are electrically connected to each other, and the second pad and second redundancy pad are electrically connected to each other.Type: ApplicationFiled: April 1, 2021Publication date: December 30, 2021Inventors: Sang-Sick PARK, Un-Byoung KANG, Seon Gyo KIM, Joon Ho JUN
-
Publication number: 20210384143Abstract: A semiconductor package includes a first substrate including a circuit pattern and a dummy pattern on an upper face of the first substrate, a solder ball, a second substrate on the first substrate, and an underfill material layer between the first and second substrates. The underfill material layer wraps around the solder ball. The dummy pattern is not electrically connected to the circuit pattern. The first substrate includes a solder resist layer on the circuit pattern and the dummy pattern. The solder resist layer includes a first opening for exposing at least a part of the circuit pattern. The solder ball is in the first opening and electrically insulated from the dummy pattern by the solder resist layer. The second substrate is electrically connected to the first substrate by the solder ball. The second substrate is electrically insulated from the dummy pattern by the solder resist layer.Type: ApplicationFiled: February 5, 2021Publication date: December 9, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Jin-woo PARK, Un-Byoung KANG, Jong Ho LEE
-
Publication number: 20210384101Abstract: Disclosed is a semiconductor package comprising first and second semiconductor structures spaced apart on a first substrate, a heat sink covering the first and second semiconductor structure and the first substrate, and a thermal interface material layer between the heat sink and the first and second semiconductor structures. The first semiconductor structure includes a first sidewall adjacent to the second semiconductor structure and a second sidewall opposite the first sidewall. The thermal interface material layer includes a first segment between the first and second semiconductor structures and a second segment protruding beyond the second sidewall. A first distance from a top surface of the first substrate to a lowest point of a bottom surface of the first segment is less than a second distance from the top surface of the first substrate to a lowest point of a bottom surface of the second segment.Type: ApplicationFiled: August 23, 2021Publication date: December 9, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Hee-Jeong KIM, Juhyun LYU, Un-Byoung KANG, Jongho LEE
-
Patent number: 11114364Abstract: Disclosed is a semiconductor package comprising first and second semiconductor structures spaced apart on a first substrate, a heat sink covering the first and second semiconductor structure and the first substrate, and a thermal interface material layer between the heat sink and the first and second semiconductor structures. The first semiconductor structure includes a first sidewall adjacent to the second semiconductor structure and a second sidewall opposite the first sidewall. The thermal interface material layer includes a first segment between the first and second semiconductor structures and a second segment protruding beyond the second sidewall. A first distance from a top surface of the first substrate to a lowest point of a bottom surface of the first segment is less than a second distance from the top surface of the first substrate to a lowest point of a bottom surface of the second segment.Type: GrantFiled: December 18, 2018Date of Patent: September 7, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Jeong Kim, Juhyun Lyu, Un-Byoung Kang, Jongho Lee
-
Patent number: 11069541Abstract: A method for manufacturing a semiconductor device package includes: accommodating a substrate in a cavity in a center of a carrier substrate having the cavity in which a substrate with a semiconductor chip mounted thereon is accommodated in the center, having a support portion in contact with a side wall of the cavity to form an upper surface of the side wall and surrounding the cavity, and formed of a light-transmitting material; defining a molding portion of the substrate by pressing the support portion and an edge region of the substrate; and molding the molding portion, to cover the semiconductor chip.Type: GrantFiled: August 23, 2019Date of Patent: July 20, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Yeong Kwon Ko, Jun Yeong Heo, Un Byoung Kang
-
Publication number: 20210183816Abstract: A semiconductor package may include first and second substrates, which are vertically stacked, a semiconductor device layer on a bottom surface of the second substrate to face a top surface of the first substrate, upper chip pads and an upper dummy pad on the top surface of the first substrate, penetration electrodes, which each penetrate the first substrate and are connected to separate, respective upper chip pads, lower chip pads on a bottom surface of the semiconductor device layer and electrically connected to separate, respective upper chip pads, and a lower dummy pad on the bottom surface of the semiconductor device layer and electrically isolated from the upper dummy pad. A distance between the upper and lower dummy pads in a horizontal direction that is parallel to the first substrate may be smaller than a diameter of the lower dummy pad.Type: ApplicationFiled: July 23, 2020Publication date: June 17, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Joonho JUN, Un-Byoung KANG, Sunkyoung SEO, Jongho LEE, Young Kun JEE
-
Patent number: 11018026Abstract: A semiconductor package includes: a plurality of unit redistribution layers vertically stacked, each including: a first polymer layer having a first via hole pattern; a second polymer layer formed on the first polymer layer, and having a redistribution pattern on the first polymer layer and a second via hole pattern in the first via hole pattern; a seed layer covering sidewalls and bottom surfaces of the redistribution pattern and the second via hole pattern; a conductive via plug formed in the second via hole pattern; and a conductive redistribution line formed in the redistribution pattern; a connection terminal disposed on a bottom surface of a lowermost unit redistribution layer and electrically connected to the conductive via plug; a semiconductor device mounted on the unit redistribution layers with a conductive terminal interposed therebetween. Upper surfaces of the second polymer layer, the conductive redistribution line and the conductive via plug are substantially coplanar.Type: GrantFiled: November 29, 2019Date of Patent: May 25, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Un-Byoung Kang, Tae-Je Cho, Hyuek-Jae Lee, Cha-Jea Jo
-
Publication number: 20210125955Abstract: A semiconductor package includes a substrate, a first semiconductor chip disposed on the substrate, and a second semiconductor chip disposed on a top surface of the first semiconductor chip. The first semiconductor chip includes a conductive pattern disposed on the top surface of the first semiconductor chip and a first protective layer covering the top surface of the first semiconductor chip and at least partially surrounds the conductive pattern. The second semiconductor chip includes a first pad that contacts a first through electrode on a bottom surface of the second semiconductor chip. A second protective layer surrounds the first pad and covers the bottom surface of the second semiconductor chip. A third protection layer fills a first recess defined in the second protective layer to face the inside of the second protective layer. The first protective layer and the third protective layer contact each other.Type: ApplicationFiled: August 13, 2020Publication date: April 29, 2021Inventors: JIHWAN SUH, UN-BYOUNG KANG, TAEHUN KIM, HYUEKJAE LEE, JIHWAN HWANG, SANG CHEON PARK
-
Patent number: 10930613Abstract: A semiconductor package includes a first semiconductor chip having a first through substrate via (TSV), a second semiconductor chip stacked on the first semiconductor chip and a first adhesive layer disposed between the first semiconductor chip and the second semiconductor chip. The second semiconductor chip includes a second through substrate via connected to the first through substrate via. A side surface of the first adhesive layer is recessed from side surfaces of the first and second semiconductor chips.Type: GrantFiled: June 12, 2019Date of Patent: February 23, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang Sick Park, Un Byoung Kang, Tae Hong Min, Teak Hoon Lee, Ji Hwan Hwang