Patents by Inventor Urmi Ray
Urmi Ray has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230067888Abstract: Multi-terminal capacitor devices and methods of making multi-terminal capacitor devices are described herein. The multi-terminal capacitor devices may include a plurality of individual capacitors arranged in a single device layer, such as high surface area capacitors. A individual capacitor may include an aluminum foil-based electrode, an aluminum oxide dielectric layer conformal with the aluminum foil-based electrode, and a conductive material electrode, such as a conducting polymer or a conductive ceramic, in conformal contact with the dielectric layer.Type: ApplicationFiled: February 5, 2021Publication date: March 2, 2023Inventors: Venkatesh SUNDARAM, Markondeyaraj PULUGURTHA, Dewei ZHU, Thomas J. BECK, Courtney TIMMS, Mary PICKENS, Urmi RAY, Bart DEPROSPO, Kyle DASCH, Jen-Chwen LIN, Rajesh GOPALASWAMY
-
Patent number: 9853446Abstract: An intergrated circuit (IC) package includes a die, a package substrate coupled to the die, and a first electrostatic discharge (ESD) protection component coupled to the package substrate, where the first electrostatic discharge (ESD) protection component is configured to provide package level electrostatic discharge (ESD) protection. In some implementations, the first electrostatic discharge (ESD) protection component is embedded in the package substrate. In some implementations, the die includes an internal electrostatic discharge (ESD) protection component configured to provide die level electrostatic discharge (ESD) protection. In some implementations, the internal electrostatic discharge (ESD) protection component and the first electrostatic discharge (ESD) protection component are configured to provide cumulative electrostatic discharge (ESD) protection for the die.Type: GrantFiled: August 27, 2015Date of Patent: December 26, 2017Assignee: QUALCOMM IncorporatedInventors: Shiqun Gu, Eugene Robert Worley, Ratibor Radojcic, Urmi Ray
-
Patent number: 9633977Abstract: Some features pertain to an integrated device that include a first integrated circuit (IC) package comprising a first laminated substrate, a flexible connector coupled to the first laminated substrate, and a second integrated circuit (IC) package comprising a second laminated substrate. The second laminated substrate is coupled to the flexible connector. The flexible connector includes a dielectric layer and an interconnect. The dielectric layer and the interconnect substantially extend into the first laminated substrate and the second laminated substrate. In some implementations, the dielectric layer and the interconnect of the flexible connector, contiguously extend into the first laminated substrate and the second laminated substrate. In some implementations, the dielectric layer extends into a substantial portion of the first laminated substrate. In some implementations, the dielectric layer includes polyimide (PI) layer.Type: GrantFiled: February 10, 2016Date of Patent: April 25, 2017Assignee: QUALCOMM IncorporatedInventors: Hong Bok We, Shiqun Gu, Urmi Ray, Ratibor Radojcic
-
Publication number: 20170063079Abstract: An integrated circuit (IC) package includes a die, a package substrate coupled to the die, and a first electrostatic discharge (ESD) protection component coupled to the package substrate, where the first electrostatic discharge (ESD) protection component is configured to provide package level electrostatic discharge (ESD) protection. In some implementations, the first electrostatic discharge (ESD) protection component is embedded in the package substrate. In some implementations, the die includes an internal electrostatic discharge (ESD) protection component configured to provide die level electrostatic discharge (ESD) protection. In some implementations, the internal electrostatic discharge (ESD) protection component and the first electrostatic discharge (ESD) protection component are configured to provide cumulative electrostatic discharge (ESD) protection for the die.Type: ApplicationFiled: August 27, 2015Publication date: March 2, 2017Inventors: Shiqun Gu, Eugene Robert Worley, Ratibor Radojcic, Urmi Ray
-
Patent number: 9583460Abstract: Some features pertain to an integrated device that includes a dielectric layer configured as a base for the integrated device, several redistribution metal layers in the dielectric layer, a first wafer level die coupled to a first surface of the dielectric layer, and a second wafer level die coupled to the first wafer level die. The dielectric layer includes several dielectric layers. In some implementations, the first wafer level die is coupled to the redistribution metal layers through a first set of interconnects. In some implementations, the first wafer level die includes several through substrate vias (TSVs). In some implementations, the second wafer level die is coupled to the redistribution metal layers through a first set of interconnects, the TSVs, a second set of interconnects, and a set of solder balls. In some implementations, the integrated device includes an encapsulation layer that encapsulates the first and second wafer level dies.Type: GrantFiled: February 14, 2014Date of Patent: February 28, 2017Assignee: QUALCOMM IncorporatedInventors: Urmi Ray, Shiqun Gu
-
Patent number: 9510454Abstract: An integrated interposer between a first component and a second component includes a substrate. The substrate may have thermal and/or mechanical properties with values lying between the thermal and/or mechanical properties of the first component and the second component. Active devices are disposed on a first surface of the substrate. A contact layer is coupled to the active devices and configured to couple at least the first component and a third component to the integrated interposer. At least one through via(s) is coupled to the contact layer and extends through the substrate to a second surface of the substrate. An interconnect layer is disposed on the second surface of the substrate and coupled to the at least one through via(s). The interconnect layer is configured to couple the second component to the integrated interposer.Type: GrantFiled: August 19, 2014Date of Patent: November 29, 2016Assignee: QUALCOMM INCORPORATEDInventors: Vidhya Ramachandran, Urmi Ray, Ravindra Vaman Shenoy, Kwan-Yu Lai, Jon Bradley Lasiter
-
Publication number: 20160315024Abstract: An integrated circuit package includes a core such as a thin glass core with through-core vias. A photo-patternable material is disposed directly on surfaces of the core and in the through-core vias and is selectively patterned to expose at least an exposed portion of the surface of the core and the through-core vias. A metal layer, such as copper, is disposed in the exposed portion of the core and in the through-core vias. A mechanical handler frame may be used to clamp together the various layers including the core and the photo-patternable material. The photo-patternable material that remains after patterning is permanent, and prevents the mechanical handler frame from directly contacting the core. Thus the photo-patternable material provides mechanical support to the core and protects the core from the mechanical handler.Type: ApplicationFiled: April 21, 2015Publication date: October 27, 2016Inventors: Kwan-yu LAI, Ravindra Vaman SHENOY, Urmi RAY
-
Publication number: 20160095221Abstract: Systems and methods include a first semiconductor die with a substrate having a first side and a second side opposite to the first side. A first set of electronic elements is integrated on the first side. A second set of electronic elements is integrated on the second side. One or more through-substrate vias through the substrate are used to couple one or more of the first set of electronic elements and one or more of the second set of electronic elements. The through-substrate vias may be through-silicon vias (TSVs) or a through-glass vias (TGVs). The first semiconductor die may be stacked with a second semiconductor die, with the first side or the second side of the first semiconductor die interfacing an active side of the second semiconductor die.Type: ApplicationFiled: September 27, 2014Publication date: March 31, 2016Inventors: Vidhya RAMACHANDRAN, Urmi RAY
-
Publication number: 20160049340Abstract: In a particular embodiment, an apparatus includes a stress sensor located on a first side of a semiconductor device. The apparatus further includes circuitry located on a second side of the semiconductor device. The stress sensor is configured to detect stress at the semiconductor device. In another particular embodiment, a method includes receiving data from a stress sensor located on a first side of a packaged semiconductor device. The packaged semiconductor device includes circuitry located on a second side of the packaged semiconductor device. The data indicates stress detected by the stress sensor. The method further includes performing a test associated with the packaged semiconductor device based on the data.Type: ApplicationFiled: August 15, 2014Publication date: February 18, 2016Inventors: Vidhya Ramachandran, Urmi Ray
-
Patent number: 9209131Abstract: Some features pertain to an integrated device that includes a substrate, several metal layers coupled to the substrate, several dielectric layers coupled to the substrate, a first metal redistribution layer coupled to one of the metal layers, and a second metal redistribution layer coupled to the first metal redistribution layer. The first and second metal redistribution layers are configured to operate as a toroid inductor in the integrated device. In some implementations, the integrated device also includes a third metal redistribution layer. The third metal redistribution layer is coupled to the first and second metal redistribution layers. The third metal redistribution layer is a via. In some implementations, the first, second, and third metal redistribution layers are configured to operate as a toroid inductor in the integrated device. In some implementations, the first, second, and third redistribution layers form a set of windings for the toroid inductor.Type: GrantFiled: January 21, 2014Date of Patent: December 8, 2015Assignee: QUALCOMM IncorporatedInventors: Shiqun Gu, Ryan David Lane, Urmi Ray
-
Publication number: 20150250058Abstract: An integrated interposer between a first component and a second component includes a substrate. The substrate may have thermal and/or mechanical properties with values lying between the thermal and/or mechanical properties of the first component and the second component. Active devices are disposed on a first surface of the substrate. A contact layer is coupled to the active devices and configured to couple at least the first component and a third component to the integrated interposer. At least one through via(s) is coupled to the contact layer and extends through the substrate to a second surface of the substrate. An interconnect layer is disposed on the second surface of the substrate and coupled to the at least one through via(s). The interconnect layer is configured to couple the second component to the integrated interposer.Type: ApplicationFiled: August 19, 2014Publication date: September 3, 2015Inventors: Vidhya RAMACHANDRAN, Urmi RAY, Ravindra Vaman SHENOY, Kwan-Yu LAI, Jon Bradley LASITER
-
Publication number: 20150235988Abstract: Some features pertain to an integrated device that includes a dielectric layer configured as a base for the integrated device, several redistribution metal layers in the dielectric layer, a first wafer level die coupled to a first surface of the dielectric layer, and a second wafer level die coupled to the first wafer level die. The dielectric layer includes several dielectric layers. In some implementations, the first wafer level die is coupled to the redistribution metal layers through a first set of interconnects. In some implementations, the first wafer level die includes several through substrate vias (TSVs). In some implementations, the second wafer level die is coupled to the redistribution metal layers through a first set of interconnects, the TSVs, a second set of interconnects, and a set of solder balls. In some implementations, the integrated device includes an encapsulation layer that encapsulates the first and second wafer level dies.Type: ApplicationFiled: February 14, 2014Publication date: August 20, 2015Applicant: QUALCOMM IncorporatedInventors: Urmi Ray, Shiqun Gu
-
Publication number: 20150206837Abstract: Some features pertain to an integrated device that includes a substrate, several metal layers coupled to the substrate, several dielectric layers coupled to the substrate, a first metal redistribution layer coupled to one of the metal layers, and a second metal redistribution layer coupled to the first metal redistribution layer. The first and second metal redistribution layers are configured to operate as a toroid inductor in the integrated device. In some implementations, the integrated device also includes a third metal redistribution layer. The third metal redistribution layer is coupled to the first and second metal redistribution layers. The third metal redistribution layer is a via. In some implementations, the first, second, and third metal redistribution layers are configured to operate as a toroid inductor in the integrated device. In some implementations, the first, second, and third redistribution layers form a set of windings for the toroid inductor.Type: ApplicationFiled: January 21, 2014Publication date: July 23, 2015Applicant: QUALCOMM IncorporatedInventors: Shiqun Gu, Ryan David Lane, Urmi Ray
-
Patent number: 9087765Abstract: An integrated circuit package is disclosed that includes a first-pitch die and a second-pitch die. The second-pitch die interconnects to the second-pitch substrate through second-pitch substrates. The first-pitch die interconnects through first-pitch interconnects to an interposer adapter. The pitch of the first-pitch interconnects is too fine for the second-pitch substrate. But the interposer adapter interconnects through second-pitch interconnects to the second-pitch substrate and includes through substrate vias so that I/O signaling between the first-pitch die and the second-pitch die can be conducted through the second-pitch substrate and through the through substrate vias in the interposer adapter.Type: GrantFiled: March 15, 2013Date of Patent: July 21, 2015Assignee: QUALCOMM IncorporatedInventors: Dexter Tamio Chun, Jungwon Suh, Urmi Ray, Shiqun Gu
-
Publication number: 20150048497Abstract: A photovoltaic (PV) substrate includes a grooved die-facing surface to form a channel for a bypass diode. The die-facing surface supports a screen-printed metal interconnect layer to form a first terminal for the bypass diode.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicant: QUALCOMM IncorporatedInventors: Brian Matthew Henderson, Shiqun Gu, Urmi Ray
-
Publication number: 20140306349Abstract: Some implementations provide an interposer that includes a substrate, a via in the substrate, and an oxidation layer. The via includes a metal material. The oxidation layer is between the via and the substrate. In some implementations, the substrate is a silicon substrate. In some implementations, the oxidation layer is a thermal oxide formed by exposing the substrate to heat. In some implementations, the oxidation layer is configured to provide electrical insulation between the via and the substrate. In some implementations, the interposer also includes an insulation layer. In some implementations, the insulation layer is a polymer layer. In some implementations, the interposer also includes at least one interconnect on the surface of the interposer. The at least one interconnect is positioned on the surface of the interposer such that the oxidation layer is between the interconnect and the substrate.Type: ApplicationFiled: April 11, 2013Publication date: October 16, 2014Applicant: QUALCOMM IncorporatedInventors: Shiqun Gu, Urmi Ray, Roawen Chen, Brian Matthew Henderson, Ratibor Radojcic, Matthew Nowak, Nicholas Yu
-
Publication number: 20140264836Abstract: An integrated circuit package is disclosed that includes a first-pitch die and a second-pitch die. The second-pitch die interconnects to the second-pitch substrate through second-pitch substrates. The first-pitch die interconnects through first-pitch interconnects to an interposer adapter. The pitch of the first-pitch interconnects is too fine for the second-pitch substrate. But the interposer adapter interconnects through second-pitch interconnects to the second-pitch substrate and includes through substrate vias so that I/O signaling between the first-pitch die and the second-pitch die can be conducted through the second-pitch substrate and through the through substrate vias in the interposer adapter.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: QUALCOMM IncorporatedInventors: Dexter Tamio Chun, Jungwon Suh, Urmi Ray, Shiqun Gu
-
Patent number: 8710629Abstract: A semiconductor die has through silicon vias arranged to reduce warpage. The through silicon vias adjust the coefficient of thermal expansion of the semiconductor die, permit substrate deformation, and also relieve residual stress. The through silicon vias may be located in the edges and/or corners of the semiconductor die. The through silicon vias are stress relief vias that can be supplemented with round corner vias to reducing warpage of the semiconductor die.Type: GrantFiled: December 17, 2009Date of Patent: April 29, 2014Assignee: QUALCOMM IncorporatedInventors: Xue Bai, Urmi Ray
-
Publication number: 20110227230Abstract: For a semiconductor wafer substrate having an inter layer dielectric, a through-silicon via may be formed in the substrate by first depositing an etch stop film on top of the inter layer dielectric, followed by etching an opening through the etch stop film, the interlayer dielectric, and into the substrate. A dielectric liner is then deposited over the etch stop film and into the opening. For some embodiments, the dielectric liner may be etched away except for those portions adhering to the sidewall of the opening. Then a conductive material may be deposited into the opening and on the etch stop film. The excess conductive material may then be removed, and for some embodiments the etch stop film may also be removed.Type: ApplicationFiled: March 19, 2010Publication date: September 22, 2011Applicant: QUALCOMM INCORPORATEDInventors: Shiqun Gu, Yiming Li, Urmi Ray
-
Publication number: 20110193212Abstract: A semiconductor chip includes an array of electrical contacts and multiple vias coupling at least one circuit in the semiconductor chip to the array of electrical contacts. A first one of the electrical contacts of the array of electrical contacts is coupled to N vias, and a second one of the electrical contacts of the array of electrical contacts is coupled to M vias. M and N are positive integers of different values.Type: ApplicationFiled: February 8, 2010Publication date: August 11, 2011Applicant: QUALCOMM INCORPORATEDInventors: Shiqun Gu, Matthew Michael Nowak, Durodami J. Lisk, Thomas R. Toms, Urmi Ray, Jungwon Suh, Arvind Chandrasekaran