Patents by Inventor Vaibhav Tripathi
Vaibhav Tripathi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11770128Abstract: A time-interleaved circuit includes an input buffer, a plurality of track-and-hold circuits, and a plurality of isolation inductors. The input buffer is configured to receive an input signal having an input voltage and to output an output signal having an output voltage. The track-and-hold circuits are electrically coupled in parallel with each other. Each track-and-hold circuit is electrically coupled in series with the input buffer. Each isolation inductor is electrically coupled to the output of the input buffer and at least one of the track-and-hold circuits.Type: GrantFiled: July 1, 2022Date of Patent: September 26, 2023Assignee: Omni Design Technologies Inc.Inventors: Vikas Singh, Vaibhav Tripathi, Denis Clarke Daly
-
Patent number: 11742813Abstract: A piecewise linear gain amplifier circuit includes a differential preamplifier and a plurality of transconductors. The differential preamplifier is electrically coupled to a differential input having an input voltage. The transconductors are electrically coupled in parallel with each other. Each transconductor includes a respective differential input that is electrically coupled to a differential output of the differential preamplifier. In addition, each transconductor includes a respective differential output that is electrically coupled to a common differential PWL output. Each transconductor has a different linear input range. An optional attenuation circuit can be electrically coupled in parallel to the differential preamplifier. The differential output of the attenuation circuit can be electrically coupled to a differential input of another transconductor, and that transconductor can have a differential output that is electrically coupled to the common differential PWL output.Type: GrantFiled: August 2, 2021Date of Patent: August 29, 2023Assignee: Omni Design Technologies, Inc.Inventors: Vaibhav Tripathi, Vikas Singh
-
Publication number: 20220337267Abstract: A time-interleaved circuit includes an input buffer, a plurality of track-and-hold circuits, and a plurality of isolation inductors. The input buffer is configured to receive an input signal having an input voltage and to output an output signal having an output voltage. The track-and-hold circuits are electrically coupled in parallel with each other. Each track-and-hold circuit is electrically coupled in series with the input buffer. Each isolation inductor is electrically coupled to the output of the input buffer and at least one of the track-and-hold circuits.Type: ApplicationFiled: July 1, 2022Publication date: October 20, 2022Inventors: Vikas Singh, Vaibhav Tripathi, Denis Clarke Daly
-
Patent number: 11438002Abstract: A time-interleaved circuit includes an input buffer, a plurality of track-and-hold circuits, and a plurality of isolation inductors. The input buffer is configured to receive an input signal having an input voltage and to output an output signal having an output voltage. The track-and-hold circuits are electrically coupled in parallel with each other. Each track-and-hold circuit is electrically coupled in series with the input buffer. Each isolation inductor is electrically coupled to the output of the input buffer and at least one of the track-and-hold circuits.Type: GrantFiled: March 5, 2021Date of Patent: September 6, 2022Assignee: Omni Design Technologies Inc.Inventors: Vikas Singh, Vaibhav Tripathi, Denis Clarke Daly
-
Publication number: 20220038068Abstract: A piecewise linear gain amplifier circuit includes a differential preamplifier and a plurality of transconductors. The differential preamplifier is electrically coupled to a differential input having an input voltage. The transconductors are electrically coupled in parallel with each other. Each transconductor includes a respective differential input that is electrically coupled to a differential output of the differential preamplifier. In addition, each transconductor includes a respective differential output that is electrically coupled to a common differential PWL output. Each transconductor has a different linear input range. An optional attenuation circuit can be electrically coupled in parallel to the differential preamplifier. The differential output of the attenuation circuit can be electrically coupled to a differential input of another transconductor, and that transconductor can have a differential output that is electrically coupled to the common differential PWL output.Type: ApplicationFiled: August 2, 2021Publication date: February 3, 2022Inventors: Vaibhav Tripathi, Vikas Singh
-
Publication number: 20210281272Abstract: A time-interleaved circuit includes an input buffer, a plurality of track-and-hold circuits, and a plurality of isolation inductors. The input buffer is configured to receive an input signal having an input voltage and to output an output signal having an output voltage. The track-and-hold circuits are electrically coupled in parallel with each other. Each track-and-hold circuit is electrically coupled in series with the input buffer. Each isolation inductor is electrically coupled to the output of the input buffer and at least one of the track-and-hold circuits.Type: ApplicationFiled: March 5, 2021Publication date: September 9, 2021Inventors: Vikas Singh, Vaibhav Tripathi, Denis Clarke Daly
-
Patent number: 10873304Abstract: An amplifier circuit. In some embodiments, the amplifier circuit includes: a telescopic amplifier, and a common mode feedback amplifier. The telescopic amplifier has a first signal input, a second signal input, a first output, a second output, a common mode feedback input, a first pole-splitting capacitor, and a second pole-splitting capacitor. The common mode feedback amplifier has an output connected to the common mode feedback input of the telescopic amplifier. The first pole-splitting capacitor is connected between the common mode feedback input of the telescopic amplifier and the first output of the telescopic amplifier, and the second pole-splitting capacitor is connected between the common mode feedback input of the telescopic amplifier and the second output of the telescopic amplifier.Type: GrantFiled: February 7, 2020Date of Patent: December 22, 2020Assignee: Samsung Electronics Co., Ltd.Inventor: Vaibhav Tripathi
-
Patent number: 10826497Abstract: A clock driver circuit. In some embodiments the clock driver circuit includes an output stage, a first voltage source, and an output impedance adjusting circuit. The output stage includes a first transistor connected to the first voltage source and to an output of the drive circuit. The drive circuit is configured to operate in one of, at least, a first state, and a second state. The output impedance adjusting circuit is configured to reduce a difference between an output impedance of the drive circuit in: the first state, in which the first transistor is turned on and the first voltage source is at a first supply voltage, and the second state, in which the first transistor is turned on and the first voltage source is at a second supply voltage different from the first supply voltage.Type: GrantFiled: September 9, 2019Date of Patent: November 3, 2020Assignee: Samsung Electronics Co., Ltd.Inventor: Vaibhav Tripathi
-
Patent number: 10756708Abstract: A single-pole double-throw switch. In some embodiments, the switch includes a first switching transistor connected between a common terminal of the single-pole double-throw switch and a first switched terminal of the single-pole double-throw switch, a second switching transistor connected between the common terminal of the single-pole double-throw switch and a second switched terminal of the single-pole double-throw switch, a first auxiliary transistor connected between the common terminal of the single-pole double-throw switch and a gate of the first switching transistor, and a second auxiliary transistor connected between the common terminal of the single-pole double-throw switch and a gate of the second switching transistor.Type: GrantFiled: March 29, 2019Date of Patent: August 25, 2020Assignee: Samsung Electronics Co., Ltd.Inventor: Vaibhav Tripathi
-
Publication number: 20200177144Abstract: An amplifier circuit. In some embodiments, the amplifier circuit includes: a telescopic amplifier, and a common mode feedback amplifier. The telescopic amplifier has a first signal input, a second signal input, a first output, a second output, a common mode feedback input, a first pole-splitting capacitor, and a second pole-splitting capacitor. The common mode feedback amplifier has an output connected to the common mode feedback input of the telescopic amplifier. The first pole-splitting capacitor is connected between the common mode feedback input of the telescopic amplifier and the first output of the telescopic amplifier, and the second pole-splitting capacitor is connected between the common mode feedback input of the telescopic amplifier and the second output of the telescopic amplifier.Type: ApplicationFiled: February 7, 2020Publication date: June 4, 2020Inventor: Vaibhav Tripathi
-
Patent number: 10650079Abstract: In one embodiment, techniques herein determine a plurality of resources loaded during rendering of a web page on a client device, and determine a duration of time taken for each of the plurality of resources to fully load. Accordingly, the techniques herein may then cluster the plurality of resources into clusters, comprising a first cluster consisting of resources having the shortest durations of the plurality of resources and a second cluster consisting of resources having the longest durations of the plurality of resources. Those resources of the first cluster may then be classified as cached resources, while those resources of the second cluster may be classified as non-cached resources.Type: GrantFiled: November 1, 2017Date of Patent: May 12, 2020Assignee: Cisco Technology, Inc.Inventors: Shubham Jindal, Nandakumar Devi, Kunal Minda, Vaibhav Tripathi
-
Patent number: 10594278Abstract: An amplifier circuit. In some embodiments, the amplifier circuit includes: a telescopic amplifier, and a common mode feedback amplifier. The telescopic amplifier has a first signal input, a second signal input, a first output, a second output, a common mode feedback input, a first pole-splitting capacitor, and a second pole-splitting capacitor. The common mode feedback amplifier has an output connected to the common mode feedback input of the telescopic amplifier. The first pole-splitting capacitor is connected between the common mode feedback input of the telescopic amplifier and the first output of the telescopic amplifier, and the second pole-splitting capacitor is connected between the common mode feedback input of the telescopic amplifier and the second output of the telescopic amplifier.Type: GrantFiled: July 20, 2018Date of Patent: March 17, 2020Assignee: Samsung Electronics Co., Ltd.Inventor: Vaibhav Tripathi
-
Publication number: 20190393876Abstract: A clock driver circuit. In some embodiments the clock driver circuit includes an output stage, a first voltage source, and an output impedance adjusting circuit. The output stage includes a first transistor connected to the first voltage source and to an output of the drive circuit. The drive circuit is configured to operate in one of, at least, a first state, and a second state. The output impedance adjusting circuit is configured to reduce a difference between an output impedance of the drive circuit in: the first state, in which the first transistor is turned on and the first voltage source is at a first supply voltage, and the second state, in which the first transistor is turned on and the first voltage source is at a second supply voltage different from the first supply voltage.Type: ApplicationFiled: September 9, 2019Publication date: December 26, 2019Inventor: Vaibhav Tripathi
-
Publication number: 20190372556Abstract: A single-pole double-throw switch. In some embodiments, the switch includes a first switching transistor connected between a common terminal of the single-pole double-throw switch and a first switched terminal of the single-pole double-throw switch, a second switching transistor connected between the common terminal of the single-pole double-throw switch and a second switched terminal of the single-pole double-throw switch, a first auxiliary transistor connected between the common terminal of the single-pole double-throw switch and a gate of the first switching transistor, and a second auxiliary transistor connected between the common terminal of the single-pole double-throw switch and a gate of the second switching transistor.Type: ApplicationFiled: March 29, 2019Publication date: December 5, 2019Inventor: Vaibhav Tripathi
-
Patent number: 10411703Abstract: A clock driver circuit. In some embodiments the clock driver circuit includes an output stage, a first voltage source, and an output impedance adjusting circuit. The output stage includes a first transistor connected to the first voltage source and to an output of the drive circuit. The drive circuit is configured to operate in one of, at least, a first state, and a second state. The output impedance adjusting circuit is configured to reduce a difference between an output impedance of the drive circuit in: the first state, in which the first transistor is turned on and the first voltage source is at a first supply voltage, and the second state, in which the first transistor is turned on and the first voltage source is at a second supply voltage different from the first supply voltage.Type: GrantFiled: August 23, 2018Date of Patent: September 10, 2019Assignee: Samsung Electronics Co., Ltd.Inventor: Vaibhav Tripathi
-
Publication number: 20190130045Abstract: In one embodiment, techniques herein determine a plurality of resources loaded during rendering of a web page on a client device, and determine a duration of time taken for each of the plurality of resources to fully load. Accordingly, the techniques herein may then cluster the plurality of resources into clusters, comprising a first cluster consisting of resources having the shortest durations of the plurality of resources and a second cluster consisting of resources having the longest durations of the plurality of resources. Those resources of the first cluster may then be classified as cached resources, while those resources of the second cluster may be classified as non-cached resources.Type: ApplicationFiled: November 1, 2017Publication date: May 2, 2019Inventors: Shubham Jindal, Nandakumar Devi, Kunal Minda, Vaibhav Tripathi
-
Patent number: 10277205Abstract: A single-pole double-throw switch. In some embodiments, the switch includes a first switching transistor connected between a common terminal of the single-pole double-throw switch and a first switched terminal of the single-pole double-throw switch, a second switching transistor connected between the common terminal of the single-pole double-throw switch and a second switched terminal of the single-pole double-throw switch, a first auxiliary transistor connected between the common terminal of the single-pole double-throw switch and a gate of the first switching transistor, and a second auxiliary transistor connected between the common terminal of the single-pole double-throw switch and a gate of the second switching transistor.Type: GrantFiled: August 23, 2018Date of Patent: April 30, 2019Assignee: Samsung Electronics Co., Ltd.Inventor: Vaibhav Tripathi
-
Publication number: 20190074804Abstract: An amplifier circuit. In some embodiments, the amplifier circuit includes: a telescopic amplifier, and a common mode feedback amplifier. The telescopic amplifier has a first signal input, a second signal input, a first output, a second output, a common mode feedback input, a first pole-splitting capacitor, and a second pole-splitting capacitor. The common mode feedback amplifier has an output connected to the common mode feedback input of the telescopic amplifier. The first pole-splitting capacitor is connected between the common mode feedback input of the telescopic amplifier and the first output of the telescopic amplifier, and the second pole-splitting capacitor is connected between the common mode feedback input of the telescopic amplifier and the second output of the telescopic amplifier.Type: ApplicationFiled: July 20, 2018Publication date: March 7, 2019Inventor: Vaibhav Tripathi
-
Patent number: 8258819Abstract: Traditionally, latched comparators have suffered from performance problems related to exposure of the latch to load capacitances. Even attempts to isolate the latch from the load capacitances by way of resistors has resulted in performance problems (namely, voltage swing degradation). Here, however, a latched comparator is provided that employs inductors to generally provide isolation from load capacitances, which generally improves performance. Moreover, the latch has been modified to accommodate the inductors during a track period (namely, provision of grounding paths).Type: GrantFiled: October 25, 2010Date of Patent: September 4, 2012Assignee: Texas Instruments IncorporatedInventors: Vaibhav Tripathi, Marco Corsi, Venkatesh Srinivasan
-
Publication number: 20120098572Abstract: Traditionally, latched comparators have suffered from performance problems related to exposure of the latch to load capacitances. Even attempts to isolate the latch from the load capacitances by way of resistors has resulted in performance problems (namely, voltage swing degradation). Here, however, a latched comparator is provided that employs inductors to generally provide isolation from load capacitances, which generally improves performance. Moreover, the latch has been modified to accommodate the inductors during a track period (namely, provision of grounding paths).Type: ApplicationFiled: October 25, 2010Publication date: April 26, 2012Applicant: Texas Instruments IncorporatedInventors: Vaibhav Tripathi, Marco Corsi, Venkatesh Srinivasan