Patents by Inventor Valentin Ossman
Valentin Ossman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11960886Abstract: An integrated circuit including a plurality of processing components to process image data of a plurality of image frames, wherein each image frame includes a plurality of stages. Each processing component includes a plurality of execution pipelines, wherein each pipeline includes a plurality of multiplier-accumulator circuits configurable to perform multiply and accumulate operations using image data and filter weights, wherein: (i) a first processing component is configurable to process all of the data associated with a first plurality of stages of each image frame, and (ii) a second processing component of the plurality of processing components is configurable to process all of the data associated with a second plurality of stages of each image frame. The first and second processing component processes data associated with the first and second plurality of stages, respectively, of a first image frame concurrently.Type: GrantFiled: April 25, 2022Date of Patent: April 16, 2024Assignee: Flex Logix Technologies, Inc.Inventors: Frederick A. Ware, Cheng C. Wang, Valentin Ossman
-
Patent number: 11893388Abstract: An integrated circuit including a plurality of processing components to process image data of a plurality of image frames, wherein each image frame includes a plurality of stages. Each processing component includes a plurality of execution pipelines, wherein each pipeline includes a plurality of multiplier-accumulator circuits configurable to perform multiply and accumulate operations using image data and filter weights, wherein: (i) a first processing component is configured to process all of the data associated with a first plurality of stages of each image frame, and (ii) a second processing component of the plurality of processing components is configured to process all of the data associated with a second plurality of stages of each image frame. The first and second processing component processes data associated with the first and second plurality of stages, respectively, of a first image frame concurrently.Type: GrantFiled: April 13, 2022Date of Patent: February 6, 2024Assignee: Flex Logix Technologies, Inc.Inventors: Frederick A. Ware, Cheng C. Wang, Valentin Ossman
-
Publication number: 20220269506Abstract: An integrated circuit including a plurality of processing components to process image data of a plurality of image frames, wherein each image frame includes a plurality of stages. Each processing component includes a plurality of execution pipelines, wherein each pipeline includes a plurality of multiplier-accumulator circuits configurable to perform multiply and accumulate operations using image data and filter weights, wherein: (i) a first processing component is configurable to process all of the data associated with a first plurality of stages of each image frame, and (ii) a second processing component of the plurality of processing components is configurable to process all of the data associated with a second plurality of stages of each image frame. The first and second processing component processes data associated with the first and second plurality of stages, respectively, of a first image frame concurrently.Type: ApplicationFiled: April 25, 2022Publication date: August 25, 2022Applicant: Flex Logix Technologies, Inc.Inventors: Frederick A. Ware, Cheng C. Wang, Valentin Ossman
-
Publication number: 20220236986Abstract: An integrated circuit including a plurality of processing components to process image data of a plurality of image frames, wherein each image frame includes a plurality of stages. Each processing component includes a plurality of execution pipelines, wherein each pipeline includes a plurality of multiplier-accumulator circuits configurable to perform multiply and accumulate operations using image data and filter weights, wherein: (i) a first processing component is configured to process all of the data associated with a first plurality of stages of each image frame, and (ii) a second processing component of the plurality of processing components is configured to process all of the data associated with a second plurality of stages of each image frame. The first and second processing component processes data associated with the first and second plurality of stages, respectively, of a first image frame concurrently.Type: ApplicationFiled: April 13, 2022Publication date: July 28, 2022Applicant: Flex Logix Technologies, IncInventors: Frederick A. Ware, Cheng C. Wang, Valentin Ossman
-
Patent number: 11314504Abstract: An integrated circuit including a plurality of processing components, including first and second processing components, wherein each processing component includes first memory to store image data and a plurality of multiplier-accumulator execution pipelines, wherein each multiplier-accumulator execution pipeline includes a plurality of multiplier-accumulator circuits to, in operation, perform multiply and accumulate operations using data from the first memory and filter weights. The first processing component is configured to process all of the data associated with all of stages of a first image frame via the plurality of multiplier-accumulator execution pipelines of the first processing component. The second processing component is configured to process all of the data associated with all of stages of a second image frame via the plurality of multiplier-accumulator execution pipelines of the second processing component, wherein the first image frame and the second image frame are successive image frames.Type: GrantFiled: March 11, 2020Date of Patent: April 26, 2022Assignee: Flex Logix Technologies, Inc.Inventors: Frederick A. Ware, Cheng C. Wang, Valentin Ossman
-
Patent number: 10867096Abstract: An integrated circuit including an FPGA having an input to receive an input data stream which includes a first portion and a second portion, processing circuitry to generate processed data by processing only the first portion of the input data stream via a data processing operation, and an output to output the processed data. The integrated circuit further includes logic circuitry, separate from the FPGA, including an input to receive the input data stream, data alignment circuitry to temporally synchronize the second portion of the input data stream with the processing of the first portion of the input data stream via the processing circuitry, and data combining circuitry to generate an output data stream using the processed data from the FPGA and the second portion of the input data stream received from the data alignment circuitry.Type: GrantFiled: October 21, 2019Date of Patent: December 15, 2020Assignee: Flex Logix Technologies, Inc.Inventors: Valentin Ossman, Anthony Kozaczuk
-
Publication number: 20200326939Abstract: An integrated circuit including a plurality of processing components, including first and second processing components, wherein each processing component includes first memory to store image data and a plurality of multiplier-accumulator execution pipelines, wherein each multiplier-accumulator execution pipeline includes a plurality of multiplier-accumulator circuits to, in operation, perform multiply and accumulate operations using data from the first memory and filter weights. The first processing component is configured to process all of the data associated with all of stages of a first image frame via the plurality of multiplier-accumulator execution pipelines of the first processing component. The second processing component is configured to process all of the data associated with all of stages of a second image frame via the plurality of multiplier-accumulator execution pipelines of the second processing component, wherein the first image frame and the second image frame are successive image frames.Type: ApplicationFiled: March 11, 2020Publication date: October 15, 2020Applicant: Flex Logix Technologies, Inc.Inventors: Frederick A. Ware, Cheng C. Wang, Valentin Ossman
-
Programmable/configurable logic circuitry, control circuitry and method of dynamic context switching
Patent number: 10775433Abstract: An integrated circuit comprising a field programmable gate array (FPGA) including a plurality of logic tiles wherein each logic tile includes circuitry including (i) logic circuitry and (ii) an interconnect network including a plurality of multiplexers. The FPGA further includes a robust memory cell including: three or more storage elements that are more than one time programmable to store a data state, majority detection circuitry to detect a majority data state stored in the three or more storage elements; and an output, coupled to the majority detection circuitry, to output mode select data which is representative of the majority data state stored in the storage elements. The FPGA also includes mode/function select circuitry to configure a mode of operation of at least a portion of the circuitry in one or more of the plurality of logic tiles based on the mode select data.Type: GrantFiled: March 29, 2019Date of Patent: September 15, 2020Assignee: Flex Logix Technologies, Inc.Inventors: Valentin Ossman, Anthony Kozaczuk, Cheng C. Wang -
Patent number: 10778228Abstract: An integrated circuit including an FPGA, configurable to process data via a plurality of data processing operations, and an ASIC, electrically coupled to logic circuitry of the FPGA via switch interconnect network thereof. In one embodiment, the ASIC includes a plurality of circuit blocks, each circuit block configurable to process data via a data processing operation, and selection circuitry, coupled to the logic circuitry of the FPGA and the plurality of circuit blocks of the ASIC, configurable to connect one or more of the plurality of circuit blocks of the ASIC and the logic circuitry of the FPGA into a first circuit configuration to perform a first data processing operation, and in situ, connect one or more of the plurality of circuit blocks of the ASIC and the logic circuitry of the FPGA into a second circuit configuration to perform a second data processing operation.Type: GrantFiled: October 23, 2019Date of Patent: September 15, 2020Assignee: Flex Logix Technologies, Inc.Inventor: Valentin Ossman
-
Patent number: 10411712Abstract: An integrated circuit comprising a field programmable gate array including a plurality of logic tiles, wherein, during operation of the field programmable gate array, each logic tile is configurable to connect with at least one logic tile of the plurality of logic tiles, and wherein each logic tile of the plurality of logic tiles includes an interconnect network, including a plurality of multiplexers, and logic circuitry. The field programmable gate array, in a first operational mode, includes a first group of logic tiles that are programmed in a powered-up state wherein each logic tile of the first group of logic tiles consumes electrical power during operation, and a second group of logic tiles of the plurality of logic tiles are programmed in a powered-down state wherein each logic tile of the second group of logic tiles does not consume electrical power during operation.Type: GrantFiled: July 23, 2018Date of Patent: September 10, 2019Assignee: Flex Logix Technologies, Inc.Inventors: Cheng C. Wang, Anthony Kozaczuk, Valentin Ossman
-
Publication number: 20190028104Abstract: An integrated circuit comprising a field programmable gate array including a plurality of logic tiles, wherein, during operation of the field programmable gate array, each logic tile is configurable to connect with at least one logic tile of the plurality of logic tiles, and wherein each logic tile of the plurality of logic tiles includes an interconnect network, including a plurality of multiplexers, and logic circuitry. The field programmable gate array, in a first operational mode, includes a first group of logic tiles that are programmed in a powered-up state wherein each logic tile of the first group of logic tiles consumes electrical power during operation, and a second group of logic tiles of the plurality of logic tiles are programmed in a powered-down state wherein each logic tile of the second group of logic tiles does not consume electrical power during operation.Type: ApplicationFiled: July 23, 2018Publication date: January 24, 2019Applicant: Flex Logix Technologies, Inc.Inventors: Cheng C. Wang, Anthony Kozaczuk, Valentin Ossman
-
Patent number: 8416805Abstract: Methods for increasing upstream bandwidth utilization in an Ethernet passive optical network (EPON) use in some instances round-down instead of round-up occupancy values reported to an optical line terminal. An optical network unit determines whether the occupancy needs to be round-up or round-down and reports the occupancy in either round-up or round-down report units to the optical network terminal.Type: GrantFiled: May 27, 2009Date of Patent: April 9, 2013Assignee: PMC Sierra LtdInventors: Zachy Haramaty, Jeff Mandin, Valentin Ossman
-
Patent number: 8102851Abstract: A method of signaling and detecting end-of-transmission on a data communications link that uses scrambling comprises, by a transmitting node of the network, appending an end of burst delimiter (EBD) binary sequence to burst data and transmitting the burst data and the EBD over the communication link to a headend of the network. In a 10 G EPON using a 64B/66B transmission code, the EBD is exemplarily a 198 bit pattern.Type: GrantFiled: May 13, 2009Date of Patent: January 24, 2012Assignee: PMC-Sierra Israel Ltd.Inventors: Jeff Mandin, Valentin Ossman
-
Publication number: 20100303093Abstract: Methods for increasing upstream bandwidth utilization in an Ethernet passive optical network (EPON) use in some instances round-down instead of round-up occupancy values reported to an optical line terminal. An optical network unit determines whether the occupancy needs to be round-up or round-down and reports the occupancy in either round-up or round-down report units to the optical network terminal.Type: ApplicationFiled: May 27, 2009Publication date: December 2, 2010Applicant: PMC Sierra Ltd.Inventors: Zachy Haramaty, Jeff Mandin, Valentin Ossman
-
Patent number: 7480312Abstract: A network traffic accelerator (NTA) in a TCP/IP communication network comprises a hardware implemented internal network layer, transport layer and data link layer, and is configured to process protocol-supported or protocol-unsupported packets. Both protocol-supported and protocol-unsupported packets may originate from internal or external layers. The NTA includes means to merge such internally and externally originated packages into an internal receive or an internal transmit path, means to split transmit packets between two paths through two data link layers, and means to direct protocol-unsupported packets for external processing.Type: GrantFiled: August 19, 2003Date of Patent: January 20, 2009Assignee: Tehuti Networks Ltd.Inventor: Valentin Ossman
-
Publication number: 20070002745Abstract: The present invention discloses devices and methods for identifying, analyzing, and repairing network problems. The present invention can be implemented various types of networks including a packet-switched network and an Ethernet passive optical network (EPON), caused by a variety of reasons, culminating in undesirable packet discard. A method of discard-sniffing (DS) is disclosed for monitoring discarded network traffic. A discard reason register stores discard decisions and indications for discard-designated frames, allowing a network administrator to analyze causes for frames being discarded. The discard-designated frames can be routed to alternate destinations based on their designation. Optionally, a configuration register is available to disable DS capability.Type: ApplicationFiled: June 30, 2006Publication date: January 4, 2007Inventors: Valentin Ossman, Oren Spector
-
Publication number: 20050198007Abstract: A method for managing a connection context database comprises the steps of obtaining connection information, sensing the network load of each connection, and allocating system resources with high priority to active connections and low priority to inactive connections. This results in a dynamic context database which enables a limited number of resources to be best used by the most active connections. The method further comprises aggregating TCP/IP packets from the same connection based on information found in the dynamic context database. The processing time of TCP/IP packets received from a host is accelerated through the use of the dynamic context database for aggregation of two or more packets of the same connection.Type: ApplicationFiled: March 2, 2004Publication date: September 8, 2005Inventor: Valentin Ossman
-
Publication number: 20040042487Abstract: A network traffic accelerator (NTA) in a TCP/IP communication network comprises a hardware implemented internal network layer, transport layer and data link layer, and is configured to process protocol-supported or protocol-unsupported packets. Both protocol-supported and protocol-unsupported packets may originate from internal or external layers. The NTA includes means to merge such internally and externally originated packages into an internal receive or an internal transmit path, means to split transmit packets between two paths through two data link layers, and means to direct protocol-unsupported packets for external processing.Type: ApplicationFiled: August 19, 2003Publication date: March 4, 2004Applicant: TEHUTI NETWORKS INC.Inventor: Valentin Ossman