Patents by Inventor Venkatesh Nagapudi
Venkatesh Nagapudi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12081389Abstract: Provided is a system for facilitating recovery of deleted computing resources in a cloud network environment. A centralized resource recovery service may communicate with a plurality of resource management services that are each configured to create, modify, or delete their respective computing resources such as storage volumes, databases, and compute instances. The resource recovery service may allow configuration of resource group policies such that deletion of grouped resources can be managed more effectively and efficiently. For example, in the event that a deleted resources matches multiple resource retention rules, the resource retention rule that encompasses multiple resource types may be used to place the deleted resource in a recoverable state so that resources of such multiple resource types can be managed according to the same resource retention.Type: GrantFiled: September 30, 2022Date of Patent: September 3, 2024Assignee: Amazon Technologies, Inc.Inventors: Sandeep Kumar, Venkatesh Nagapudi
-
Patent number: 12032450Abstract: Provided is a system for facilitating recovery of deleted computing resources in a cloud network environment. A centralized resource recovery service may be in network communication with a plurality of resource management services that are each configured to create, modify, or delete their respective computing resources such as data storage volumes, databases, compute instances, and the like. The resource recovery service may be configured to receive a delete request associated with a resource managed by one of the resource management services, and cause the resource to be retained in a recovery bin based on the resource satisfying one of a plurality of resource recovery conditions used to manage resource recovery across the resource management services.Type: GrantFiled: September 30, 2021Date of Patent: July 9, 2024Assignee: Amazon Technologies, Inc.Inventors: Sandeep Kumar, Anil Gathala, Venkatesh Nagapudi, Vaibhav Khunger
-
Patent number: 11586375Abstract: Systems and methods are provided for conducting incremental restore operations on block storage volumes using an object-based snapshot. A full restore from an object-based snapshot can include copying all blocks of a data set from the object-based snapshot to a destination volume. For high capacity volumes, full restores may take large amounts of time. Moreover, full restores may be inefficient where a destination volume already contains some data of the snapshot. Embodiments of the present disclosure provide for incremental restore operations, where a delta data set is transferred from the snapshot to the destination volume, representing data in the snapshot is not known to already exist on the volume or another available volume.Type: GrantFiled: June 28, 2021Date of Patent: February 21, 2023Assignee: Amazon Technologies, Inc.Inventors: Venkatesh Nagapudi, Sandeep Kumar, Archana Padmasenan
-
Patent number: 11544156Abstract: Systems and methods are provided for conducting incremental restore operations on block storage volumes using an object-based snapshot. A full restore from an object-based snapshot can include copying all blocks of a data set from the object-based snapshot to a destination volume. For high capacity volumes, full restores may take large amounts of time. Moreover, full restores may be inefficient where a destination volume already contains some data of the snapshot. Embodiments of the present disclosure provide for incremental restore operations, where a delta data set is transferred from the snapshot to the destination volume, representing data in the snapshot is not known to already exist on the volume or another available volume.Type: GrantFiled: June 28, 2021Date of Patent: January 3, 2023Assignee: Amazon Technologies, Inc.Inventors: Sandeep Kumar, Venkatesh Nagapudi
-
Publication number: 20190050155Abstract: Described is an improved storage architecture. In a particular aspect an improved storage architecture with increased throughput to Ethernet storage modules due to elimination of data path handling from a main control CPU is set forth. Other method and apparatus are described therein, including a scalable Ethernet storage module particularly suited for usage with the improved storage architecture described herein.Type: ApplicationFiled: January 29, 2018Publication date: February 14, 2019Inventors: Vinodh Ravindran, Satsheel Altekar, Ramkumar Vadivelu, Venkatesh Nagapudi, Surya P. Varanasi, Zahid Hussain
-
Patent number: 9971617Abstract: Various embodiments provide for a system that integrates 64 bit ARM cores and a switch on a single chip. The RISC style processors use highly optimized sets of instructions rather than the specialized set of instructions found in other architectures (e.g., x86). The system also includes multiple high bandwidth ports that enable multi-ported virtual appliances to be built using a single chip. The virtual appliances are software implemented versions of the physical appliances that are installed with servers to provide network services such routing and switching services, firewall, VPN, SSL, and other security services, as well as load balancing. The virtual appliances are implemented in software and the system can add new virtual appliances, or change the functions performed by existing virtual appliances flexibly without having to install or remove physical hardware.Type: GrantFiled: March 15, 2013Date of Patent: May 15, 2018Assignee: Ampere Computing LLCInventors: Venkatesh Nagapudi, Satsheel B. Altekar
-
Patent number: 9880750Abstract: Described is an improved storage architecture. In a particular aspect an improved storage architecture with increased throughput to Ethernet storage modules due to elimination of data path handling from a main control CPU is set forth. Other method and apparatus are described therein, including a scalable Ethernet storage module particularly suited for usage with the improved storage architecture described herein.Type: GrantFiled: December 5, 2014Date of Patent: January 30, 2018Assignee: Vexata, Inc.Inventors: Vinodh Ravindran, Satsheel Altekar, Ramkumar Vadivelu, Venkatesh Nagapudi, Surya P. Varanasi, Zahid Hussain
-
Patent number: 9787519Abstract: Cable systems and assemblies integrate a reduced number of twin axial cables to transmit and received in a full-duplex transmission signals at transmission speeds greater than or equal to one hundred Giga bytes per second. The reduced number of twin axial cables comprise four or less twin axial cables, in which each pair forms a single twin axial full-duplex cable for passive or active communication of the signals at multiple different transmission rates concurrently. A processor can be integrated with the twin axial cables and operate to encode the signals for fast transmission speeds at the different transmission rates.Type: GrantFiled: August 22, 2014Date of Patent: October 10, 2017Assignee: MACOM CONNECTIVITY SOLUTIONS, LLCInventors: Dariush Dabiri, Tarun Gupta, Venkatesh Nagapudi
-
Patent number: 9736000Abstract: Cable systems and assemblies integrate a reduced number of twin axial copper pairs to transmit and received in a full-duplex transmission signals at transmission speeds greater than or equal to one hundred Giga bytes per second. The reduced number of twin axial copper pairs comprise four or less twin axial copper pairs, in which each pair forms a single twin axial full-duplex cable for passive or active communication of the signals. A processor can be integrated with the twin axial copper pairs operate to encode the signals for fast transmission speeds.Type: GrantFiled: February 13, 2014Date of Patent: August 15, 2017Assignee: MACOM CONNECTIVITY SOLUTIONS, LLCInventors: Dariush Dabiri, Tarun Gupta, Venkatesh Nagapudi
-
Publication number: 20170097838Abstract: Various embodiments provide for a system that integrates 64 bit ARM cores and a switch on a single chip. The RISC style processors use highly optimized sets of instructions rather than the specialized set of instructions found in other architectures (e.g., x86). The system also includes multiple high bandwidth ports that enable multi-ported virtual appliances to be built using a single chip. The virtual appliances are software implemented versions of the physical appliances that are installed with servers to provide network services such routing and switching services, firewall, VPN, SSL, and other security services, as well as load balancing. The virtual appliances are implemented in software and the system can add new virtual appliances, or change the functions performed by existing virtual appliances flexibly without having to install or remove physical hardware.Type: ApplicationFiled: March 15, 2013Publication date: April 6, 2017Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Venkatesh Nagapudi, Satsheel B. Altekar
-
Publication number: 20150326379Abstract: Cable systems and assemblies integrate a reduced number of twin axial copper pairs to transmit and received in a full-duplex transmission signals at transmission speeds greater than or equal to one hundred Giga bytes per second. The reduced number of twin axial copper pairs comprise four or less twin axial copper pairs, in which each pair forms a single twin axial full-duplex cable for passive or active communication of the signals. A processor can be integrated with the twin axial copper pairs operate to encode the signals for fast transmission speeds.Type: ApplicationFiled: February 13, 2014Publication date: November 12, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Dariush Dabiri, Tarun Gupta, Venkatesh Nagapudi
-
Publication number: 20150326376Abstract: Cable systems and assemblies integrate a reduced number of twin axial cables to transmit and received in a full-duplex transmission signals at transmission speeds greater than or equal to one hundred Giga bytes per second. The reduced number of twin axial cables comprise four or less twin axial cables, in which each pair forms a single twin axial full-duplex cable for passive or active communication of the signals at multiple different transmission rates concurrently. A processor can be integrated with the twin axial cables and operate to encode the signals for fast transmission speeds at the different transmission rates.Type: ApplicationFiled: August 22, 2014Publication date: November 12, 2015Inventors: Dariush Dabiri, Tarun Gupta, Venkatesh Nagapudi
-
Publication number: 20150074079Abstract: Longest Prefix Match (LPM) is implemented using a binary tree based search algorithm. Masked entries are stored in a plurality of binary search engines, wherein each of the binary search engines stores masked entries of a corresponding mask length. A search value is applied to each of the binary search engines in parallel. The search value is masked within each of the binary search engines, thereby creating a plurality of masked search values, each having a masked length equal to the mask length of the corresponding binary search engine. Each of the masked search values is compared with the masked entries of the corresponding binary search engine. An LPM result is selected from the binary search engine that detects a match, and has the longest corresponding mask length. Alternately, each binary search engine stores masked entries of N mask lengths, and N consecutive comparisons are performed to identify the LPM.Type: ApplicationFiled: October 23, 2014Publication date: March 12, 2015Inventors: Sridhar S. Kotha, Satyanarayana Arvapalli, Vikram Bichal, Anil Kumar Gajkela, Srinivas Reddy Bhima reddy, Balaji Tadepalli, Venkatesh Nagapudi, Satsheel Altekar
-
Patent number: 8879570Abstract: A converged network adapter in sleep mode can allow a management entity to access and alter configuration of the network adapter over the network. Configuration data such as configuration parameters, firmware, and other data related to the network adapter can be stored in a memory, which can be coupled to a portion of the adapter that receives power during sleep mode. The management entity can send configuration messages to the adapter, which messages can include commands or instructions to read or write contents of the memory. The messages can include values of the configuration parameters to be altered, firmware code, etc. The management entity can also send configuration messages to a baseboard management controller (BMC) coupled to the adapter for message validation. The adapter and the BMC can send results of memory operations back to the management entity in response messages.Type: GrantFiled: December 9, 2010Date of Patent: November 4, 2014Assignee: Brocade Communications Systems, Inc.Inventors: Venkatesh Nagapudi, Gary McClannahan, Mark Branstad, Yash Bansal, Gustavo Lau
-
Patent number: 8750370Abstract: A network device is adaptively configured to compress an output data stream, responsive to congestion in the network. The network device receives indications of network congestion from another network device. Upon receipt of a congestion indication, the network device can adapt the compression technique to attempt to achieve more or less compression, depending on whether the congestion indication indicates more or less congestion. By adapting the compression to the level of network congestion, end-to-end latency of the network can potentially be decreased.Type: GrantFiled: September 4, 2009Date of Patent: June 10, 2014Assignee: Brocade Communications Systems, Inc.Inventors: Venkatesh Nagapudi, Vikram Bichal, Satish Prabhakar Sathe
-
Patent number: 8677042Abstract: A technique for interrupt moderation allows coalescing interrupts from a device into groups to be processed as a batch by a host processor. Receive and send completions may be processed differently. When the host is interrupted for receive completions, it may check for send completions, reducing the need for interrupts related to send completions. Timers and a counter allow coalescing interrupts into a single interrupt that can be used to signal the host to process multiple completions. The technique is suitable for both dedicated interrupt line and message-signaled interrupts.Type: GrantFiled: February 7, 2013Date of Patent: March 18, 2014Assignee: Brocade Communications Systems, Inc.Inventors: Somesh Gupta, Venkatesh Nagapudi
-
Patent number: 8397007Abstract: A technique for interrupt moderation allows coalescing interrupts from a device into groups to be processed as a batch by a host processor. Receive and send completions may be processed differently. When the host is interrupted for receive completions, it may check for send completions, reducing the need for interrupts related to send completions. Timers and a counter allow coalescing interrupts into a single interrupt that can be used to signal the host to process multiple completions. The technique is suitable for both dedicated interrupt line and message-signaled interrupts.Type: GrantFiled: July 16, 2012Date of Patent: March 12, 2013Assignee: Brocade Communications Systems, Inc.Inventors: Somesh Gupta, Venkatesh Nagapudi
-
Publication number: 20120284444Abstract: A technique for interrupt moderation allows coalescing interrupts from a device into groups to be processed as a batch by a host processor. Receive and send completions may be processed differently. When the host is interrupted for receive completions, it may check for send completions, reducing the need for interrupts related to send completions. Timers and a counter allow coalescing interrupts into a single interrupt that can be used to signal the host to process multiple completions. The technique is suitable for both dedicated interrupt line and message-signaled interrupts.Type: ApplicationFiled: July 16, 2012Publication date: November 8, 2012Applicant: BROCADE COMMUNICATIONS SYSTEMS, INC.Inventors: Somesh Gupta, Venkatesh Nagapudi
-
Patent number: 8244946Abstract: A technique for interrupt moderation allows coalescing interrupts from a device into groups to be processed as a batch by a host processor. Receive and send completions may be processed differently. When the host is interrupted for receive completions, it may check for send completions, reducing the need for interrupts related to send completions. Timers and a counter allow coalescing interrupts into a single interrupt that can be used to signal the host to process multiple completions. The technique is suitable for both dedicated interrupt line and message-signaled interrupts.Type: GrantFiled: October 16, 2009Date of Patent: August 14, 2012Assignee: Brocade Communications Systems, Inc.Inventors: Somesh Gupta, Venkatesh Nagapudi
-
Publication number: 20120099602Abstract: One embodiment of the present invention provides a system that facilitates end-to-end virtualization. During operation, a network interface residing on an end host sets up a tunnel. The network interface then encapsulates a packet destined to a virtual machine based on a tunneling protocol. By establishing a tunnel that allows a source host to address a remote virtual machine, embodiments of the present invention facilitate end-to-end virtualization.Type: ApplicationFiled: June 10, 2011Publication date: April 26, 2012Applicant: BROCADE COMMUNICATIONS SYSTEMS, INC.Inventors: Venkatesh Nagapudi, Satsheel B. Altekar