Patents by Inventor Venkatesh Ramachandra
Venkatesh Ramachandra has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240098535Abstract: Systems and methods for managing traffic in a hybrid environment include monitoring traffic load of a local network to determine whether the traffic load exceeds or is likely to exceed a maximum traffic load, where the maximum traffic load is a traffic load for which a service can be provided by the local network, based on a license. An excess traffic load is determined if the traffic load exceeds or is likely to exceed the maximum traffic load. One or more external networks which have a capacity to provide the service to the excess traffic load are determined, to which the excess traffic load is migrated. The local network includes one or more service instances for providing the service for up to the maximum traffic load, and the service to the excess traffic load is provided by one or more additional service instances in the one or more external networks.Type: ApplicationFiled: November 30, 2023Publication date: March 21, 2024Inventors: Balaji Sundararajan, Sanjay Kumar Hooda, Venkatesh Ramachandra Gota, Chandramouli Balasubramanian, Anand Oswal
-
Patent number: 11838779Abstract: Systems and methods for managing traffic in a hybrid environment include monitoring traffic load of a local network to determine whether the traffic load exceeds or is likely to exceed a maximum traffic load, where the maximum traffic load is a traffic load for which a service can be provided by the local network, based on a license. An excess traffic load is determined if the traffic load exceeds or is likely to exceed the maximum traffic load. One or more external networks which have a capacity to provide the service to the excess traffic load are determined, to which the excess traffic load is migrated. The local network includes one or more service instances for providing the service for up to the maximum traffic load, and the service to the excess traffic load is provided by one or more additional service instances in the one or more external networks.Type: GrantFiled: December 20, 2021Date of Patent: December 5, 2023Assignee: Cisco Technology, Inc.Inventors: Balaji Sundararajan, Sanjay Kumar Hooda, Venkatesh Ramachandra Gota, Chandramouli Balasubramanian, Anand Oswal
-
Patent number: 11829281Abstract: Technology is disclosed herein for semi receiver side write training in a non-volatile memory system. The transmitting device has delay taps that control the delay between a data strobe signal and data signals sent on the communication bus. The delay taps on the transmitting device are more precise that can typically be fabricated on the receiving device (e.g., NAND memory die). However, the receiving device performs the comparisons between test data and expected data, which alleviates the need to read back the test data. After the different delays have been tested, the receiving device informs the transmitting device of the shortest and longest delays for which data was validly received. The transmitting device then sets the delay taps based on this information. Moreover, the write training can be performed in parallel on many receiving devices, which is very efficient.Type: GrantFiled: June 16, 2021Date of Patent: November 28, 2023Assignee: SanDisk Technologies LLCInventors: Jang Woo Lee, Srinivas Rajendra, Anil Pai, Venkatesh Ramachandra
-
Publication number: 20220405190Abstract: Technology is disclosed herein for semi receiver side write training in a non-volatile memory system. The transmitting device has delay taps that control the delay between a data strobe signal and data signals sent on the communication bus. The delay taps on the transmitting device are more precise that can typically be fabricated on the receiving device (e.g., NAND memory die). However, the receiving device performs the comparisons between test data and expected data, which alleviates the need to read back the test data. After the different delays have been tested, the receiving device informs the transmitting device of the shortest and longest delays for which data was validly received. The transmitting device then sets the delay taps based on this information. Moreover, the write training can be performed in parallel on many receiving devices, which is very efficient.Type: ApplicationFiled: June 16, 2021Publication date: December 22, 2022Applicant: SanDisk Technologies LLCInventors: Jang Woo Lee, Srinivas Rajendra, Anil Pai, Venkatesh Ramachandra
-
Patent number: 11482262Abstract: Technology is disclosed herein for per pin internal reference voltage generation for data receivers in non-volatile memory systems. A receiving circuit may have an on-die voltage generator that has inputs to receive a separate voltage magnitude select signal for each data receiver on the receiving circuit. The on-die voltage generator provides a separate reference voltage for each data receiver. This allows the reference voltage for each data receiver to be calibrated separately. A separate reference voltage for each data receiver compensates for variations between data paths, and provides for a wider data valid window than if the same reference voltage were used for all data receivers. Generating the different reference voltages on-die can potentially require a large area, as well as consume considerable power and/or current. A voltage divider and multiplexers may provide the different reference voltages, which saves space and is power and current efficient.Type: GrantFiled: June 16, 2021Date of Patent: October 25, 2022Assignee: SanDisk Technologies LLCInventors: Jang Woo Lee, Srinivas Rajendra, Anil Pai, Venkatesh Ramachandra
-
Patent number: 11398287Abstract: Technology is disclosed herein for a semiconductor die, and controlling operation of the semiconductor die. In some aspects, a semiconductor die is configured to test an I/O circuit on the semiconductor die. The semiconductor die has an input circuit that compares a voltage signal at one of a first input or a second input with a reference voltage at the other of the first input or the second input to generate an input voltage signal. The first input may be connected to an I/O contact. During a normal mode a control circuit on the die provides a reference voltage to second input. During a test mode, the control circuit internally loops back a test signal from an output circuit to the second input of the input circuit. Thus, the test signal avoids the I/O contact.Type: GrantFiled: March 24, 2020Date of Patent: July 26, 2022Assignee: SanDisk Technologies LLCInventors: Tianyu Tang, Venkatesh Ramachandra
-
Publication number: 20220116806Abstract: Systems and methods for managing traffic in a hybrid environment include monitoring traffic load of a local network to determine whether the traffic load exceeds or is likely to exceed a maximum traffic load, where the maximum traffic load is a traffic load for which a service can be provided by the local network, based on a license. An excess traffic load is determined if the traffic load exceeds or is likely to exceed the maximum traffic load. One or more external networks which have a capacity to provide the service to the excess traffic load are determined, to which the excess traffic load is migrated. The local network includes one or more service instances for providing the service for up to the maximum traffic load, and the service to the excess traffic load is provided by one or more additional service instances in the one or more external networks.Type: ApplicationFiled: December 20, 2021Publication date: April 14, 2022Inventors: Balaji Sundararajan, Sanjay Kumar Hooda, Venkatesh Ramachandra Gota, Chandramouli Balasubramanian, Anand Oswal
-
Patent number: 11252590Abstract: Systems and methods for managing traffic in a hybrid environment include monitoring traffic load of a local network to determine whether the traffic load exceeds or is likely to exceed a maximum traffic load, where the maximum traffic load is a traffic load for which a service can be provided by the local network, based on a license. An excess traffic load is determined if the traffic load exceeds or is likely to exceed the maximum traffic load. One or more external networks which have a capacity to provide the service to the excess traffic load are determined, to which the excess traffic load is migrated. The local network includes one or more service instances for providing the service for up to the maximum traffic load, and the service to the excess traffic load is provided by one or more additional service instances in the one or more external networks.Type: GrantFiled: November 1, 2019Date of Patent: February 15, 2022Assignee: CISCO TECHNOLOGY, INC.Inventors: Balaji Sundararajan, Sanjay Kumar Hooda, Venkatesh Ramachandra Gota, Chandramouli Balasubramanian, Anand Oswal
-
Patent number: 11210241Abstract: A data storage system includes a storage medium including plurality of memory cells, a storage controller in communication with the storage medium, an electrical interface circuitry configured to pass data via a channel disposed between the storage medium and the storage controller; and voltage training circuitry configured to train a high-level output voltage (VOH) for each of a plurality of data lines of the channel. Training the VOH includes, for each of the plurality of data lines of the channel, calibrating a pull-up driver of the storage controller against an on-die termination circuit of the storage medium, calibrating a pull-down driver of the storage controller against the pull-up driver of the storage controller, and calibrating an on-die termination circuit of the storage controller against a pull-up driver of the storage medium.Type: GrantFiled: October 13, 2020Date of Patent: December 28, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Nitin Gupta, Ashish Savadia, Jayanth Thimmaiah, Ramakrishnan Subramanian, Rampraveen Somasundaram, Shiv Harit Mathur, Vinayak Ghatawade, Siddesh Darne, Venkatesh Ramachandra, Elkana Richter
-
Publication number: 20210304834Abstract: Technology is disclosed herein for a semiconductor die, and controlling operation of the semiconductor die. In some aspects, a semiconductor die is configured to test an I/O circuit on the semiconductor die. The semiconductor die has an input circuit that compares a voltage signal at one of a first input or a second input with a reference voltage at the other of the first input or the second input to generate an input voltage signal. The first input may be connected to an I/O contact. During a normal mode a control circuit on the die provides a reference voltage to second input. During a test mode, the control circuit internally loops back a test signal from an output circuit to the second input of the input circuit. Thus, the test signal avoids the I/O contact.Type: ApplicationFiled: March 24, 2020Publication date: September 30, 2021Applicant: SanDisk Technologies LLCInventors: Tianyu Tang, Venkatesh Ramachandra
-
Publication number: 20210136607Abstract: Systems and methods for managing traffic in a hybrid environment include monitoring traffic load of a local network to determine whether the traffic load exceeds or is likely to exceed a maximum traffic load, where the maximum traffic load is a traffic load for which a service can be provided by the local network, based on a license. An excess traffic load is determined if the traffic load exceeds or is likely to exceed the maximum traffic load. One or more external networks which have a capacity to provide the service to the excess traffic load are determined, to which the excess traffic load is migrated. The local network includes one or more service instances for providing the service for up to the maximum traffic load, and the service to the excess traffic load is provided by one or more additional service instances in the one or more external networks.Type: ApplicationFiled: November 1, 2019Publication date: May 6, 2021Inventors: Balaji Sundararajan, Sanjay Kumar Hooda, Venkatesh Ramachandra Gota, Chandramouli Balasubramanian, Anand Oswal
-
Patent number: 10587247Abstract: A correction system is configured to correct for duty cycle distortion and/or cross-point distortion in a pair of sample signals. A slope adjustment circuit is configured to generate a plurality of pairs of intermediate signals according to a plurality of drive strengths. A measurement circuit is configured to measure for duty cycle distortion and/or cross-point distortion, and the slope adjustment circuit is configured to set the plurality of drive strengths based on the measurement. The setting of the drive strengths may reduce certain rising and falling slopes of certain transitions of the plurality of intermediate signals, which in turn may reduce duty cycle distortion and/or cross-point distortion in the sample signals.Type: GrantFiled: January 19, 2018Date of Patent: March 10, 2020Assignee: SANDISK TECHNOLOGIES LLCInventors: Tianyu Tang, Venkatesh Ramachandra, Srinivas Rajendra
-
Publication number: 20200076412Abstract: A duty cycle correction circuit includes an AND/OR logic circuit that reduces duty cycle distortion in a pair of input signals. The AND/OR logic circuit includes a first push-pull circuit configured to generate a first output signal in response to receipt of a first pair of delayed input signals, and a second push-pull circuit configured to generate a second output signal in response to receipt of a second pair of delayed input signals. The first and second push-pull circuits may have matching beta ratios. Additionally, a latch is coupled to output nodes of the first and second push-pull circuits. The latch is configured to maintain magnitude levels at the output nodes during delay offset periods of the first and second pairs of delayed input signals.Type: ApplicationFiled: November 30, 2018Publication date: March 5, 2020Applicant: SanDisk Technologies LLCInventors: Srinivas Rajendra, Tianyu Tang, Venkatesh Ramachandra
-
Patent number: 10530347Abstract: A skew correction system includes delay circuits positioned in front of sampling circuitry. A skew correction controller first delays an input clock signal to create hold violations. Then with, with the delay of an input clock signal fixed at a reference delay amount, the skew correction controller delays input data signals first to remove or reduce the hold violations, and then to create setup violations. Based on the delaying, the skew correction controller identifies data valid windows for the input data signals, and in turn, identifies target delay amounts that position a delayed clock signal in target sampling positions.Type: GrantFiled: June 25, 2018Date of Patent: January 7, 2020Assignee: SANDISK TECHNOLOGIES LLCInventors: Tianyu Tang, Venkatesh Ramachandra
-
Publication number: 20190333551Abstract: A duty cycle correction system corrects for duty cycle distortion by measuring average time interval durations of consecutive intervals of an input signal. The system generates complementary ramp signals that have cross-points indicating midpoints of the intervals, and detects those cross-points. An output circuit of the duty cycle correction system generates an output signal that performs rising and falling transitions in response to the detected cross-points.Type: ApplicationFiled: April 27, 2018Publication date: October 31, 2019Applicant: SanDisk Technologies LLCInventors: Tianyu Tang, Venkatesh Ramachandra
-
Patent number: 10447247Abstract: A duty cycle correction system corrects for duty cycle distortion by measuring average time interval durations of consecutive intervals of an input signal. The system generates complementary ramp signals that have cross-points indicating midpoints of the intervals, and detects those cross-points. An output circuit of the duty cycle correction system generates an output signal that performs rising and falling transitions in response to the detected cross-points.Type: GrantFiled: April 27, 2018Date of Patent: October 15, 2019Assignee: SanDisk Technologies LLCInventors: Tianyu Tang, Venkatesh Ramachandra
-
Publication number: 20190296723Abstract: A skew correction system includes delay circuits positioned in front of sampling circuitry. A skew correction controller first delays an input clock signal to create hold violations. Then with, with the delay of an input clock signal fixed at a reference delay amount, the skew correction controller delays input data signals first to remove or reduce the hold violations, and then to create setup violations. Based on the delaying, the skew correction controller identifies data valid windows for the input data signals, and in turn, identifies target delay amounts that position a delayed clock signal in target sampling positions.Type: ApplicationFiled: June 25, 2018Publication date: September 26, 2019Applicant: SanDisk Technologies LLCInventors: Tianyu Tang, Venkatesh Ramachandra
-
Patent number: 10284182Abstract: A complementary signal path may include an amplifier circuit configured to receive a pair of complementary input signals and a data alignment circuit configured to output a pair of complementary output signals in response to the pair of complementary input signals. A control circuit may detect duty cycle distortion in the pair of complementary output signals and perform a duty cycle correction process to remove the distortion. To do so, the control circuit may search for target current amounts in response to the duty cycle distortion and inject a control current into the amplifier circuit at the target current amounts.Type: GrantFiled: June 30, 2017Date of Patent: May 7, 2019Assignee: SanDisk Technologies LLCInventors: Primit Modi, Venkatesh Ramachandra, Tianyu Tang, Srinivas Rajendra
-
Publication number: 20190109585Abstract: A correction system is configured to correct for duty cycle distortion and/or cross-point distortion in a pair of sample signals. A slope adjustment circuit is configured to generate a plurality of pairs of intermediate signals according to a plurality of drive strengths. A measurement circuit is configured to measure for duty cycle distortion and/or cross-point distortion, and the slope adjustment circuit is configured to set the plurality of drive strengths based on the measurement. The setting of the drive strengths may reduce certain rising and falling slopes of certain transitions of the plurality of intermediate signals, which in turn may reduce duty cycle distortion and/or cross-point distortion in the sample signals.Type: ApplicationFiled: January 19, 2018Publication date: April 11, 2019Applicant: SanDisk Technologies LLCInventors: Tianyu Tang, Venkatesh Ramachandra, Srinivas Rajendra
-
Publication number: 20190109584Abstract: A correction system is configured to correct for duty cycle distortion and/or cross-point distortion in a pair of sample signals. A slope adjustment circuit is configured to generate a plurality of pairs of intermediate signals according to a plurality of drive strengths. A measurement circuit is configured to measure for duty cycle distortion and/or cross-point distortion, and the slope adjustment circuit is configured to set the plurality of drive strengths based on the measurement. The setting of the drive strengths may reduce certain rising and falling slopes of certain transitions of the plurality of intermediate signals, which in turn may reduce duty cycle distortion and/or cross-point distortion in the sample signals.Type: ApplicationFiled: January 19, 2018Publication date: April 11, 2019Applicant: SanDisk Technologies LLCInventors: Tianyu Tang, Venkatesh Ramachandra, Srinivas Rajendra