Patents by Inventor Victor Y. Tsai
Victor Y. Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130124946Abstract: A method and system is disclosed for operating a NAND memory device. The NAND memory device is operated by transmitting serial peripheral interface signals from a host to a NAND memory device, whereby the signals are communicated to a NAND memory in the NAND memory device without modifying the signals into a standard NAND memory format. Similarly, a method and system is disclosed for receiving signals from the NAND memory device without modifying the signals from a standard NAND format into a serial format. The system also incorporates error detection and correction techniques to detect and correct errors in data stored in the NAND memory device.Type: ApplicationFiled: January 7, 2013Publication date: May 16, 2013Applicant: Micron Technology, Inc.Inventors: Theodore T. Pekny, Victor Y. Tsai, Peter S. Feeley
-
Patent number: 8429391Abstract: The present disclosure includes boot partitions in memory devices and systems, and methods associated therewith. One or more embodiments include an array of memory cells, wherein the array includes a boot partition and a number of additional partitions. Sequential logical unit identifiers are associated with the additional partitions, and a logical unit identifier that is not in sequence with the sequential logical unit identifiers is associated with the boot partition.Type: GrantFiled: April 16, 2010Date of Patent: April 23, 2013Assignee: Micron Technology, Inc.Inventors: Neal A. Galbo, Victor Y. Tsai, William H. Radke, Krishnam R. Datla
-
Patent number: 8402178Abstract: The present disclosure includes methods, devices, and systems for device to device flow control. In one or more embodiments, a system configured for device to device flow control includes a host and a chain of devices, including one or more memory device, coupled to each other and configured to communicate with the host device through a same host port. In one or more embodiments, at least one device in the chain is configured to regulate the flow of data by sending a token in downstream data packets, the token allowing devices downstream from the respective at least one device to send an upstream data packet to the respective at least one device.Type: GrantFiled: April 25, 2012Date of Patent: March 19, 2013Assignee: Micron Technology, Inc.Inventors: Victor Y. Tsai, William H. Radke, Peter Feeley, Neal A. Galbo, Robert N. Leibowitz
-
Publication number: 20130013816Abstract: The present disclosure includes methods, devices, and systems for state change in systems having devices coupled in a chained configuration. A number of embodiments include a host and a number of devices coupled to the host in a chained configuration. The chained configuration includes at least one device that is not directly coupled to the host. The at least one device that is not directly coupled to the host is configured to change from a first communication state to a second communication state responsive to receipt of a command from the host.Type: ApplicationFiled: September 14, 2012Publication date: January 10, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: William H. Radke, Victor Y. Tsai, James Cooke, Neal A. Galbo, Peter Feeley
-
Publication number: 20130013822Abstract: The present disclosure includes methods, devices, and systems for controlling a memory device. One method for controlling a memory device embodiment includes storing device class dependent information and a command in one or more of host system memory and host controller memory, setting a pointer to the command in a register in a host controller, directing access to the one or more of host system memory and host controller memory with the memory device via the host controller; and executing the command with the memory device.Type: ApplicationFiled: September 14, 2012Publication date: January 10, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Peter Feeley, Robert N. Leibowitz, William H. Radke, Neal A. Galbo, Victor Y. Tsai
-
Patent number: 8352833Abstract: A method and system is disclosed for operating a NAND memory device. The NAND memory device is operated by transmitting serial peripheral interface signals from a host to a NAND memory device, whereby the signals are communicated to a NAND memory in the NAND memory device without modifying the signals into a standard NAND memory format. Similarly, a method and system is disclosed for receiving signals from the NAND memory device without modifying the signals from a standard NAND format into a serial format. The system also incorporates error detection and correction techniques to detect and correct errors in data stored in the NAND memory device.Type: GrantFiled: January 24, 2012Date of Patent: January 8, 2013Assignee: Micron Technology, Inc.Inventors: Theodore T. Pekny, Victor Y. Tsai, Peter S. Feeley
-
Patent number: 8327040Abstract: The present disclosure includes methods, devices, and systems for controlling a memory device. One method for controlling a memory device embodiment includes storing device class dependent information and a command in one or more of host system memory and host controller memory, setting a pointer to the command in a register in a host controller, directing access to the one or more of host system memory and host controller memory with the memory device via the host controller; and executing the command with the memory device.Type: GrantFiled: January 26, 2009Date of Patent: December 4, 2012Assignee: Micron Technology, Inc.Inventors: Peter Feeley, Robert N. Leibowitz, William H. Radke, Neal A. Galbo, Victor Y. Tsai
-
Publication number: 20120290826Abstract: The present disclosure includes methods, devices, and systems for booting in systems having devices coupled in a chained configuration. One or more embodiments include a host and a number of devices coupled to the host in a chained configuration, wherein at least one of the number of devices is a bootable device and the at least one bootable device is not directly coupled to the host.Type: ApplicationFiled: July 26, 2012Publication date: November 15, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: William H. Radke, Victor Y. Tsai, Peter Feeley, Neal A. Galbo, Robert N. Leibowitz
-
Publication number: 20120281537Abstract: The present disclosure includes methods, devices, and systems for packet processing. One method embodiment for packet flow control includes deconstructing a transport layer packet into a number of link-control layer packets, wherein each of the link-control layer packets has an associated sequence number, communicating the number of link-control layer packets via a common physical connection for a plurality of peripheral devices, and limiting a number of outstanding link-control layer packets during the communication.Type: ApplicationFiled: July 18, 2012Publication date: November 8, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: William H. Radke, Victor Y. Tsai, Peter Feeley, Neal A. Galbo, Robert N. Leibowitz
-
Publication number: 20120284466Abstract: The present disclosure includes methods for controlling host memory access with a memory device, systems, host controllers and memory devices. One embodiment for controlling host memory access with a memory device includes receiving at least one command from a host and controlling execution of the at least one command with the memory device.Type: ApplicationFiled: July 17, 2012Publication date: November 8, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Neal A. Galbo, Peter Feeley, William H. Radke, Victor Y. Tsai, Robert N. Leibowitz
-
Patent number: 8271697Abstract: The present disclosure includes methods, devices, and systems for state change in systems having devices coupled in a chained configuration. A number of embodiments include a host and a number of devices coupled to the host in a chained configuration. The chained configuration includes at least one device that is not directly coupled to the host. The at least one device that is not directly coupled to the host is configured to change from a first communication state to a second communication state responsive to receipt of a command from the host.Type: GrantFiled: September 29, 2009Date of Patent: September 18, 2012Assignee: Micron Technology, Inc.Inventors: William H. Radke, Victor Y. Tsai, James Cooke, Neal A. Galbo, Peter Feeley
-
Publication number: 20120210025Abstract: The present disclosure includes methods, devices, and systems for device to device flow control. In one or more embodiments, a system configured for device to device flow control includes a host and a chain of devices, including one or more memory device, coupled to each other and configured to communicate with the host device through a same host port. In one or more embodiments, at least one device in the chain is configured to regulate the flow of data by sending a token in downstream data packets, the token allowing devices downstream from the respective at least one device to send an upstream data packet to the respective at least one device.Type: ApplicationFiled: April 25, 2012Publication date: August 16, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Victor Y. Tsai, William H. Radke, Peter Feeley, Neal A. Galbo, Robert N. Leibowitz
-
Patent number: 8245024Abstract: The present disclosure includes methods, devices, and systems for booting in systems having devices coupled in a chained configuration. One or more embodiments include a host and a number of devices coupled to the host in a chained configuration, wherein at least one of the number of devices is a bootable device and the at least one bootable device is not directly coupled to the host.Type: GrantFiled: August 21, 2009Date of Patent: August 14, 2012Assignee: Micron Technology, Inc.Inventors: William H. Radke, Victor Y. Tsai, Peter Feeley, Neal A. Galbo, Robert N. Leibowitz
-
Patent number: 8238244Abstract: The present disclosure includes methods, devices, and systems for packet processing. One method embodiment for packet flow control includes deconstructing a transport layer packet into a number of link-control layer packets, wherein each of the link-control layer packets has an associated sequence number, communicating the number of link-control layer packets via a common physical connection for a plurality of peripheral devices, and limiting a number of outstanding link-control layer packets during the communication.Type: GrantFiled: August 10, 2009Date of Patent: August 7, 2012Assignee: Micron Technology, Inc.Inventors: William H. Radke, Victor Y. Tsai, Peter Feeley, Neal A. Galbo, Robert N. Leibowitz
-
Patent number: 8225052Abstract: The present disclosure includes methods for controlling host memory access with a memory device, systems, host controllers and memory devices. One embodiment for controlling host memory access with a memory device includes receiving at least one command from a host and controlling execution of the at least one command with the memory device.Type: GrantFiled: June 3, 2009Date of Patent: July 17, 2012Assignee: Micron Technology, Inc.Inventors: Neal A. Galbo, Peter Feeley, William H. Radke, Victor Y. Tsai, Robert N. Leibowitz
-
Patent number: 8209447Abstract: The present disclosure includes methods, devices, and systems for device to device flow control. In one or more embodiments, a system configured for device to device flow control includes a host and a chain of devices, including one or more memory device, coupled to each other and configured to communicate with the host device through a same host port. In one or more embodiments, at least one device in the chain is configured to regulate the flow of data by sending a token in downstream data packets, the token allowing devices downstream from the respective at least one device to send an upstream data packet to the respective at least one device.Type: GrantFiled: August 31, 2009Date of Patent: June 26, 2012Assignee: Micron Technology, Inc.Inventors: Victor Y. Tsai, William H. Radke, Peter Feeley, Neal A. Galbo, Robert N. Leibowitz
-
Publication number: 20120124446Abstract: A method and system is disclosed for operating a NAND memory device. The NAND memory device is operated by transmitting serial peripheral interface signals from a host to a NAND memory device, whereby the signals are communicated to a NAND memory in the NAND memory device without modifying the signals into a standard NAND memory format. Similarly, a method and system is disclosed for receiving signals from the NAND memory device without modifying the signals from a standard NAND format into a serial format. The system also incorporates error detection and correction techniques to detect and correct errors in data stored in the NAND memory device.Type: ApplicationFiled: January 24, 2012Publication date: May 17, 2012Applicant: Micron Technology, Inc.Inventors: Theodore T. Pekny, Victor Y. Tsai, Peter S. Feeley
-
Publication number: 20120124279Abstract: The invention includes a system and method of modifying a setting of a NAND flash memory device using serial peripheral interface (SPI) communication from a master to the NAND flash memory device. One embodiment generally includes sending an enable signal to a first memory circuit input, sending a clock signal to a second memory circuit input, sending a command signal synchronized to the clock signal to a third memory circuit input, sending a memory register address signal synchronized to the clock signal to the third memory circuit input, and sending a setting signal synchronized to the clock signal to the third memory circuit input.Type: ApplicationFiled: January 24, 2012Publication date: May 17, 2012Applicant: Micron Technology, Inc.Inventors: Theodore T. Pekny, Victor Y. Tsai
-
Patent number: 8103936Abstract: A method and system is disclosed for operating a NAND memory device. The NAND memory device is operated by transmitting serial peripheral interface signals from a host to a NAND memory device, whereby the signals are communicated to a NAND memory in the NAND memory device without modifying the signals into a standard NAND memory format. Similarly, a method and system is disclosed for receiving signals from the NAND memory device without modifying the signals from a standard NAND format into a serial format. The system also incorporates error detection and correction techniques to detect and correct errors in data stored in the NAND memory device.Type: GrantFiled: October 17, 2007Date of Patent: January 24, 2012Assignee: Micron Technology, Inc.Inventors: Theodore T. Pekny, Victor Y. Tsai, Peter S. Feeley
-
Patent number: 8102710Abstract: The invention includes a system and method of modifying a setting of a NAND flash memory device using serial peripheral interface (SPI) communication from a master to the NAND flash memory device. One embodiment generally includes sending an enable signal to a first memory circuit input, sending a clock signal to a second memory circuit input, sending a command signal synchronized to the clock signal to a third memory circuit input, sending a memory register address signal synchronized to the clock signal to the third memory circuit input, and sending a setting signal synchronized to the clock signal to the third memory circuit input.Type: GrantFiled: October 17, 2007Date of Patent: January 24, 2012Assignee: Micron Technology, Inc.Inventors: Theodore T. Pekny, Victor Y. Tsai