Patents by Inventor Vijay B. Nijhawan
Vijay B. Nijhawan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11210153Abstract: An information handling system includes interleaved dual in-line memory modules (DIMMs) that are partitioned into logical partitions, wherein each logical partition is associated with a namespace. A DIMM controller sets a custom DIMM-level namespace-based threshold to detect a DIMM error and to identify one of the logical partitions of the DIMM error using the namespace associated with the logical partition. The detected DIMM error is repaired if it exceeds an error correcting code (ECC) threshold.Type: GrantFiled: June 19, 2020Date of Patent: December 28, 2021Assignee: Dell Products L.P.Inventors: Vijay B. Nijhawan, Chandrashekar Nelogal, Syama S. Poluri, Vadhiraj Sankaranarayanan
-
Patent number: 11100033Abstract: A system for processing data may include a plurality of storage resources coupled to a backplane, a storage controller coupled to the backplane and configured to couple to an information handling system. The storage controller may configured to implement, using single-root input/output virtualization a first virtual function allocated to a first set of one or more of the plurality of storage resources and allocated to a software-defined storage virtual machine executing on a hypervisor of the information handling system and one of a physical function and a second virtual function allocated to a second set of one or more of the plurality of storage resources and allocated to the hypervisor.Type: GrantFiled: April 30, 2020Date of Patent: August 24, 2021Assignee: Dell Products L.P.Inventors: Chandrashekar Nelogal, Syama S. Poluri, Vijay B. Nijhawan
-
Patent number: 10936299Abstract: An Information Handling System (IHS) has persistent memory device(s) coupled to a processor. Each memory device includes a first firmware image, version identifying information associated with the first firmware image, and device type identifying information. A firmware interface suite coupled to the processor has a firmware interface that is executed by the processor. The processor responds to identifying a trigger condition for automatic intra-system firmware update of a persistent memory device. The processor accesses the version identifying information and the device type identifying information for a first memory device containing the first firmware image of the persistent memory device(s). The processor associates the device type identifying information with device type information for a second memory device.Type: GrantFiled: April 28, 2017Date of Patent: March 2, 2021Assignee: Dell Products, L.P.Inventors: Wade A. Butcher, Vijay B. Nijhawan, Sumanth Vidyadhara
-
Publication number: 20200319950Abstract: An information handling system includes interleaved dual in-line memory modules (DIMMs) that are partitioned into logical partitions, wherein each logical partition is associated with a namespace. A DIMM controller sets a custom DIMM-level namespace-based threshold to detect a DIMM error and to identify one of the logical partitions of the DIMM error using the namespace associated with the logical partition. The detected DIMM error is repaired if it exceeds an error correcting code (ECC) threshold.Type: ApplicationFiled: June 19, 2020Publication date: October 8, 2020Inventors: Vijay B. Nijhawan, Chandrashekar Nelogal, Syama S. Poluri, Vadhiraj Sankaranarayanan
-
Patent number: 10783025Abstract: An information handling system includes interleaved dual in-line memory modules (DIMMs) that are partitioned into logical partitions, wherein each logical partition is associated with a namespace. A DIMM controller sets a custom DIMM-level namespace-based threshold to detect a DIMM error and to identify one of the logical partitions of the DIMM error using the namespace associated with the logical partition. The detected DIMM error is repaired if it exceeds an error correcting code (ECC) threshold.Type: GrantFiled: October 15, 2018Date of Patent: September 22, 2020Assignee: Dell Products, L.P.Inventors: Vijay B. Nijhawan, Chandrashekar Nelogal, Syama S. Poluri, Vadhiraj Sankaranarayanan
-
System and method to control memory failure handling on double-data rate dual in-line memory modules
Patent number: 10761919Abstract: An information handling system includes a processor, a dual in-line memory module (DIMM), and a memory controller coupled to the DIMM. The memory controller provides interrupts to the processor each time a read transaction from the DIMM results in a correctable read error. The processor instantiates a failure predictor to receive the interrupts, accumulate a count of the interrupts, and provide a first error indication when the count exceeds a first error threshold. The failure predictor increments the count each time the predictor receives a particular interrupt and decrements the count in accordance with an error leak rate. The error leak rate has a first value when the DIMM is newer than a first age threshold and has a second value when the DIMM is older than the first age threshold.Type: GrantFiled: February 23, 2018Date of Patent: September 1, 2020Assignee: Dell Products, L.P.Inventors: René Franco, Amit S. Shah, Tuyet-Huong Thi Nguyen, Vijay B. Nijhawan, Vadhiraj Sankaranarayanan, Mark L. Farley, Andrew Butcher -
Publication number: 20200117533Abstract: An information handling system includes interleaved dual in-line memory modules (DIMMs) that are partitioned into logical partitions, wherein each logical partition is associated with a namespace. A DIMM controller sets a custom DIMM-level namespace-based threshold to detect a DIMM error and to identify one of the logical partitions of the DIMM error using the namespace associated with the logical partition. The detected DIMM error is repaired if it exceeds an error correcting code (ECC) threshold.Type: ApplicationFiled: October 15, 2018Publication date: April 16, 2020Inventors: Vijay B. Nijhawan, Chandrashekar Nelogal, Syama S. Poluri, Vadhiraj Sankaranarayanan
-
System and Method to Control Memory Failure Handling on Double-Data Rate Dual In-Line Memory Modules
Publication number: 20190266036Abstract: An information handling system includes a processor, a dual in-line memory module (DIMM), and a memory controller coupled to the DIMM. The memory controller provides interrupts to the processor each time a read transaction from the DIMM results in a correctable read error. The processor instantiates a failure predictor to receive the interrupts, accumulate a count of the interrupts, and provide a first error indication when the count exceeds a first error threshold. The failure predictor increments the count each time the predictor receives a particular interrupt and decrements the count in accordance with an error leak rate. The error leak rate has a first value when the DIMM is newer than a first age threshold and has a second value when the DIMM is older than the first age threshold.Type: ApplicationFiled: February 23, 2018Publication date: August 29, 2019Inventors: René Franco, Amit S. Shah, Huong T. Nguyen, Vijay B. Nijhawan, Vadhiraj Sankaranarayanan, Mark L. Farley, Andrew Butcher -
Publication number: 20180314511Abstract: An Information Handling System (IHS) has persistent memory device(s) coupled to a processor. Each memory device includes a first firmware image, version identifying information associated with the first firmware image, and device type identifying information. A firmware interface suite coupled to the processor has a firmware interface that is executed by the processor. The processor responds to identifying a trigger condition for automatic intra-system firmware update of a persistent memory device. The processor accesses the version identifying information and the device type identifying information for a first memory device containing the first firmware image of the persistent memory device(s). The processor associates the device type identifying information with device type information for a second memory device.Type: ApplicationFiled: April 28, 2017Publication date: November 1, 2018Inventors: WADE A. BUTCHER, VIJAY B. NIJHAWAN, SUMANTH VIDYADHARA
-
Patent number: 10055357Abstract: Systems and methods are provided that may be implemented to systems and methods that may be implemented to utilize direct memory access (DMA) remapping to control firmware updates and/or other configuration changes or device access control protocol for devices of an information handling system during the Unified Extensible Firmware Interface (UEFI) pre-boot phase before the booting the operating system (OS). The disclosed systems and methods may use DMA remapping during UEFI pre-boot to determine whether to allow or disallow pre-boot firmware updates and/or device configuration for hardware devices, and may be performed in the presence or absence of UEFI Secure Boot.Type: GrantFiled: March 2, 2016Date of Patent: August 21, 2018Assignee: Dell Products LPInventors: Sumanth Vidyadhara, Vijay B. Nijhawan
-
Patent number: 9760153Abstract: A method for managing performance and power utilization of a processor in an information handling system (IHS) employing a balanced fully-multithreaded load threshold is disclosed. The method includes providing a maximum current thread utilization (Umax) and a minimum current thread utilization (Umin) among all current thread utilizations of the processor and determining a current performance state (P state) of the processor. The method also includes increasing a current P state of the processor to a next P state of the processor towards a maximum P state (Pmax) of the processor when the current P state of the processor is between Umax and Umin and the current utilization rate of the processor is less than a first threshold utilization rate. The method further includes engaging the processor in a turbo mode when the current P state of the processor reaches the Pmax and the current utilization of the processor is greater than the first threshold utilization rate of the processor.Type: GrantFiled: November 6, 2015Date of Patent: September 12, 2017Assignee: Dell Products L.P.Inventors: Vijay B. Nijhawan, Gregory N. Darnell, Wuxian Wu
-
Publication number: 20170255567Abstract: Systems and methods are provided that may be implemented to systems and methods that may be implemented to utilize direct memory access (DMA) remapping to control firmware updates and/or other configuration changes or device access control protocol for devices of an information handling system during the Unified Extensible Firmware Interface (UEFI) pre-boot phase before the booting the operating system (OS). The disclosed systems and methods may use DMA remapping during UEFI pre-boot to determine whether to allow or disallow pre-boot firmware updates and/or device configuration for hardware devices, and may be performed in the presence or absence of UEFI Secure Boot.Type: ApplicationFiled: March 2, 2016Publication date: September 7, 2017Inventors: Sumanth Vidyadhara, Vijay B. Nijhawan
-
Publication number: 20160062446Abstract: A method for managing performance and power utilization of a processor in an information handling system (IHS) employing a balanced fully-multithreaded load threshold is disclosed. The method includes providing a maximum current thread utilization (Umax) and a minimum current thread utilization (Umin) among all current thread utilizations of the processor and determining a current performance state (P state) of the processor. The method also includes increasing a current P state of the processor to a next P state of the processor towards a maximum P state (Pmax) of the processor when the current P state of the processor is between Umax and Umin and the current utilization rate of the processor is less than a first threshold utilization rate. The method further includes engaging the processor in a turbo mode when the current P state of the processor reaches the Pmax and the current utilization of the processor is greater than the first threshold utilization rate of the processor.Type: ApplicationFiled: November 6, 2015Publication date: March 3, 2016Inventors: VIJAY B. NIJHAWAN, GREGORY N. DARNELL, WUXIAN WU
-
Patent number: 9207745Abstract: A method for managing performance and power utilization of a processor in an information handling system (IHS) employing a balanced fully-multithreaded load threshold is disclosed. The method includes providing a maximum current thread utilization (Umax) and a minimum current thread utilization (Umin) among all current thread utilizations of the processor and determining a current performance state (P state) of the processor. The method also includes increasing a current P state of the processor to a next P state of the processor towards a maximum P state (Pmax) of the processor when the current P state of the processor is between Umax and Umin and the current utilization rate of the processor is less than a first threshold utilization rate. The method further includes engaging the processor in a turbo mode when the current P state of the processor reaches the Pmax and the current utilization of the processor is greater than the first threshold utilization rate of the processor.Type: GrantFiled: July 24, 2014Date of Patent: December 8, 2015Assignee: Dell Products L.P.Inventors: Vijay B. Nijhawan, Gregory N. Darnell, Wuxian Wu
-
Patent number: 9195580Abstract: A system includes a device, a BIOS, and a processor. The BIOS includes a storage operable to store predefined identifier/user defined name pairs. The processor is operable to, detect the device, determine a predefined identifier for the device, and access the storage to locate a predefined identifier/user defined name pair corresponding to the predefined identifier. The processor is further operable to provide a user defined name of the predefined identifier/user defined name pair when the predefined identifier/user defined name pair is present, and provide the predefined identifier of the predefined identifier/user defined name pair when the predefined identifier/user defined name pair is not present.Type: GrantFiled: February 21, 2013Date of Patent: November 24, 2015Assignee: Dell Products, LPInventors: Thomas Cantwell, Vijay B. Nijhawan
-
Publication number: 20140337644Abstract: A method for managing performance and power utilization of a processor in an information handling system (IHS) employing a balanced fully-multithreaded load threshold is disclosed. The method includes providing a maximum current thread utilization (Umax) and a minimum current thread utilization (Umin) among all current thread utilizations of the processor and determining a current performance state (P state) of the processor. The method also includes increasing a current P state of the processor to a next P state of the processor towards a maximum P state (Pmax) of the processor when the current P state of the processor is between Umax and Umin and the current utilization rate of the processor is less than a first threshold utilization rate. The method further includes engaging the processor in a turbo mode when the current P state of the processor reaches the Pmax and the current utilization of the processor is greater than the first threshold utilization rate of the processor.Type: ApplicationFiled: July 24, 2014Publication date: November 13, 2014Inventors: VIJAY B. NIJHAWAN, GREGORY N. DARNELL, WUXIAN WU
-
Publication number: 20140237161Abstract: A system includes a device, a BIOS, and a processor. The BIOS includes a storage operable to store predefined identifier/user defined name pairs. The processor is operable to, detect the device, determine a predefined identifier for the device, and access the storage to locate a predefined identifier/user defined name pair corresponding to the predefined identifier. The processor is further operable to provide a user defined name of the predefined identifier/user defined name pair when the predefined identifier/user defined name pair is present, and provide the predefined identifier of the predefined identifier/user defined name pair when the predefined identifier/user defined name pair is not present.Type: ApplicationFiled: February 21, 2013Publication date: August 21, 2014Applicant: DELL PRODUCTS, LPInventors: Thomas Cantwell, Vijay B. Nijhawan
-
Patent number: 7716504Abstract: A method for adjusting power management setting of the operating system while the system is in a sleep state. When a user attaches or removes power to the information handling system while the system is in a standby mode of operation, the sleep state system generates a wakeup event. During the resume process, the operating system checks a current power state of the information handling system and compares the current power state to the power state settings present when the information handling system entered the sleep state, resets the power state settings if necessary and then causes the information handling system to reenter the sleep state.Type: GrantFiled: July 13, 2006Date of Patent: May 11, 2010Assignee: Dell Products L.P.Inventors: Vijay B. Nijhawan, Alok Pant
-
Patent number: 7577813Abstract: A system and method is disclosed for enumerating multi-level processor-memory affinities for non-uniform memory access systems. A processor-memory affinity hierarchy for each possible pairing of a microprocessor and a memory unit in an information-handling system is calculated using at least two characteristics relating to memory-access speed that describe how the microprocessors and memory units are arranged in the information-handling system. The information-handling system then performs an algorithm on each processor-memory affinity hierarchy to obtain processor-memory affinity values in the information-handling system, and populates a table using the processor-memory affinity values. An operating system in the information-handling system can use the table to allocate memory units among microprocessors in the information-handling system.Type: GrantFiled: October 11, 2005Date of Patent: August 18, 2009Assignee: Dell Products L.P.Inventors: Vijay B. Nijhawan, Saurabh Gupta, Bi-Chong Wang, Wuxian Wu
-
Patent number: 7500067Abstract: The present disclosure describes systems and methods for allocating memory in a multiprocessor computer system such as a non-uniform memory access (NUMA) machine having distribute shared memory. The systems and methods include allocating memory to input-output devices (I/O devices) based at least in part on which memory resource is physically closest to a particular I/O device. Through these systems and methods memory is allocated more efficiently in a NUMA machine. For example, allocating memory to an I/O device that i80s on the same node as a memory resource, reduces memory access time thereby maximizing data transmission. The present disclosure further describes a system and method for improving performance in a multiprocessor computer system by utilizing a pre-programmed device affinity table. The system and method includes listing the memory resources physically closest to each I/O device and accessing the device table to determine the closest memory resource to a particular I/O device.Type: GrantFiled: March 29, 2006Date of Patent: March 3, 2009Assignee: Dell Products L.P.Inventors: Madhusudhan Rangarajan, Vijay B. Nijhawan