Patents by Inventor Vijayakumar A. Dibbad
Vijayakumar A. Dibbad has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220253124Abstract: A switchable graphics management scheme, which uses performance/watt information of both the iGPU/dGPU along with system real-time resources like SoC (system-on-chip) thermal, system power budgets to decide on the right GPU for rendering tasks. The scheme uses this threshold power point information along with system resources to determine the optimized GPU for tasks rendering for all applications and use cases. As such, the scheme of adapts to each system design based on capabilities of that specific system.Type: ApplicationFiled: August 3, 2020Publication date: August 11, 2022Inventors: Srikrishnan VENKATARAMAN, Mallari HANCHATE, Sayan LAHIRI, Vijayakumar DIBBAD
-
Patent number: 10732683Abstract: In some embodiments, power may be temporarily removed from a first portion of a computer system (such as a display), and that power redirected to a second portion (such as a processor or System on a Chip), so that extra performance may be obtained from the second portion without exceeding the power budget for the system. If the first portion is a display, the time period of removed power may be short enough that the absence of luminance during that time period will not be noticeable to the human vision system. In a similar embodiment, power may be delivered to the first portion using pulse width modulation, using the time between pulses to redirect power to the other portion.Type: GrantFiled: April 30, 2018Date of Patent: August 4, 2020Assignee: Intel CorporationInventors: Sachin Bedare, Mallari Hanchate, Praveen Kashyap Ananta Bhat, Govindaraj Gettimalli, Vijayakumar A. Dibbad
-
Patent number: 10551900Abstract: A first optimal CPU frequency that produces minimal power consumption for a CPU/platform combination may be calculated by using an Efficiency Aware Race to Halt (EARtH) algorithm, which ignores the power efficiency curve of the voltage regulator (VR). These results may then be modified by applying the power efficiency curve of the associated VR to determine a second optimal CPU frequency that produces power consumption that is less than the value calculated by the EARtH algorithm.Type: GrantFiled: March 28, 2017Date of Patent: February 4, 2020Assignee: Intel CorporationInventors: Vijayakumar A. Dibbad, Satish Prathaban, Harinarayanan Seshadri, Rajeev D. Muralidhar
-
Publication number: 20190086727Abstract: In some examples, display backlight strings are grouped into at least two groups based on characteristics of the display backlight strings. A first of the at least two groups of display backlight strings is operated at a first operating voltage. A second of the at least two groups of display backlight strings is operated at a second operating voltage.Type: ApplicationFiled: September 21, 2017Publication date: March 21, 2019Applicant: INTEL CORPORATIONInventors: Vijayakumar A. Dibbad, Mallari C. Hanchate
-
Patent number: 10204068Abstract: Some embodiments include apparatuses and methods having a node to couple to a serial bus, and a controller to provide a control signal to one of a first circuit path and a second circuit path in order to change electrical termination of a signal at the node between a first electrical termination through the first circuit path during a first mode of the controller and a second electrical termination through the second circuit path during a second mode of the controller. The controller can be arranged to provide the control signal to the first and second circuit paths during the first and second modes without providing another control signal from the controller to the first and second circuit paths during the first and second modes.Type: GrantFiled: February 21, 2018Date of Patent: February 12, 2019Assignee: Intel CorporationInventors: Chee Lim Nge, Tod Schiff, Vijayakumar Dibbad, Alan Hallberg
-
Publication number: 20190041931Abstract: In some embodiments, power may be temporarily removed from a first portion of a computer system (such as a display), and that power redirected to a second portion (such as a processor or System on a Chip), so that extra performance may be obtained from the second portion without exceeding the power budget for the system. If the first portion is a display, the time period of removed power may be short enough that the absence of luminance during that time period will not be noticeable to the human vision system. In a similar embodiment, power may be delivered to the first portion using pulse width modulation, using the time between pulses to redirect power to the other portion.Type: ApplicationFiled: April 30, 2018Publication date: February 7, 2019Applicant: Intel CorporationInventors: Sachin Bedare, Mallari Hanchate, Praveen Kashyap Ananta Bhat, Govindaraj Gettimalli, Vijayakumar A. Dibbad
-
Publication number: 20180284863Abstract: A first optimal CPU frequency that produces minimal power consumption for a CPU/platform combination may be calculated by using an Efficiency Aware Race to Halt (EARtH) algorithm, which ignores the power efficiency curve of the voltage regulator (VR). These results may then be modified by applying the power efficiency curve of the associated VR to determine a second optimal CPU frequency that produces power consumption that is less than the value calculated by the EARtH algorithm.Type: ApplicationFiled: March 28, 2017Publication date: October 4, 2018Applicant: Intel CorporationInventors: Vijayakumar A. Dibbad, Satish Prathaban, Harinarayanan Seshadri, Rajeev D. Muralidhar
-
Publication number: 20180181515Abstract: Some embodiments include apparatuses and methods having a node to couple to a serial bus, and a controller to provide a control signal to one of a first circuit path and a second circuit path in order to change electrical termination of a signal at the node between a first electrical termination through the first circuit path during a first mode of the controller and a second electrical termination through the second circuit path during a second mode of the controller. The controller can be arranged to provide the control signal to the first and second circuit paths during the first and second modes without providing another control signal from the controller to the first and second circuit paths during the first and second modes.Type: ApplicationFiled: February 21, 2018Publication date: June 28, 2018Inventors: Chee Lim Nge, Tod Schiff, Vijayakumar Dibbad, Alan Hallberg
-
Patent number: 9916272Abstract: Some embodiments include apparatuses and methods having a node to couple to a serial bus, and a controller to provide a control signal to one of a first circuit path and a second circuit path in order to change electrical termination of a signal at the node between a first electrical termination through the first circuit path during a first mode of the controller and a second electrical termination through the second circuit path during a second mode of the controller. The controller can be arranged to provide the control signal to the first and second circuit paths during the first and second modes without providing another control signal from the controller to the first and second circuit paths during the first and second modes.Type: GrantFiled: January 30, 2017Date of Patent: March 13, 2018Assignee: Intel CorporationInventors: Chee Lim Nge, Tod Schiff, Vijayakumar Dibbad, Alan Hallberg
-
Publication number: 20170139864Abstract: Some embodiments include apparatuses and methods having a node to couple to a serial bus, and a controller to provide a control signal to one of a first circuit path and a second circuit path in order to change electrical termination of a signal at the node between a first electrical termination through the first circuit path during a first mode of the controller and a second electrical termination through the second circuit path during a second mode of the controller. The controller can be arranged to provide the control signal to the first and second circuit paths during the first and second modes without providing another control signal from the controller to the first and second circuit paths during the first and second modes.Type: ApplicationFiled: January 30, 2017Publication date: May 18, 2017Inventors: Chee Lim Nge, Tod Schiff, Vijayakumar Dibbad, Alan Hallberg
-
Patent number: 9558144Abstract: Some embodiments include apparatuses and methods having a node to couple to a serial bus, and a controller to provide a control signal to one of a first circuit path and a second circuit path in order to change electrical termination of a signal at the node between a first electrical termination through the first circuit path during a first mode of the controller and a second electrical termination through the second circuit path during a second mode of the controller. The controller can be arranged to provide the control signal to the first and second circuit paths during the first and second modes without providing another control signal from the controller to the first and second circuit paths during the first and second modes.Type: GrantFiled: September 26, 2014Date of Patent: January 31, 2017Assignee: Intel CorporationInventors: Chee Lim Nge, Tod Schiff, Vijayakumar Dibbad, Alan Hallberg
-
Publication number: 20160092393Abstract: Some embodiments include apparatuses and methods having a node to couple to a serial bus, and a controller to provide a control signal to one of a first circuit path and a second circuit path in order to change electrical termination of a signal at the node between a first electrical termination through the first circuit path during a first mode of the controller and a second electrical termination through the second circuit path during a second mode of the controller. The controller can be arranged to provide the control signal to the first and second circuit paths during the first and second modes without providing another control signal from the controller to the first and second circuit paths during the first and second modes.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventors: Chee Lim Nge, Tod Schiff, Vijayakumar Dibbad, Alan Hallberg