Patents by Inventor Vikas Shilimkar
Vikas Shilimkar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240072739Abstract: A power amplifier device includes a substrate formed from a stack of alternating dielectric and patterned conductive layers and conductive vias electrically connecting the patterned conductive layers. The substrate has a set of substrate die contacts exposed at a first substrate surface, and an air cavity extending into the substrate through a portion of the first substrate surface that is located between the set of substrate die contacts. A power transistor die has first and second die contacts at a first die surface, which are connected to the substrate die contacts. The power transistor die also includes an integrated transistor in an active area of the die. The integrated transistor includes a control terminal coupled to the first die contact, and a first current conducting terminal coupled to the second die contact. The active area is aligned with the first air cavity.Type: ApplicationFiled: August 30, 2022Publication date: February 29, 2024Inventors: Kevin Kim, Vikas Shilimkar, Joseph Gerard Schultz
-
Publication number: 20240071960Abstract: A power amplifier device includes a substrate, a power transistor die, and one or more surface mount components. The substrate has substrate die contacts exposed at a first substrate surface, and additional substrate contacts exposed at a second substrate surface. The power transistor die includes an integrated transistor. The transistor includes a control terminal and a first current conducting terminal coupled, respectively, to first and second die contacts at the first die surface, and a second current conducting terminal coupled to a third die contact at a second die surface. The surface-mount components are connected to the additional substrate components, and the surface-mount components are electrically coupled through the substrate to the first and second die contacts. The power amplifier device also includes an encapsulation material layer covering the surface-mount components and the second substrate surface.Type: ApplicationFiled: August 30, 2022Publication date: February 29, 2024Inventors: Kevin Kim, Vikas Shilimkar, Joseph Gerard Schultz
-
Publication number: 20240072740Abstract: A power amplifier device includes first and second power transistor dies and a substrate. Each die includes an elongated bondpad and an integrated transistor with a terminal that is coupled to the elongated bondpad. The substrate is formed from a stack of multiple dielectric layers and multiple patterned conductive layers in an alternating arrangement, and a plurality of conductive vias electrically coupling portions of the conductive layers. The substrate includes elongated first and second die contacts exposed at a first substrate surface and connected to the first and second elongated bondpads, respectively. The substrate also includes a conductive structure connected between the first and second die contacts. The conductive structure is formed from portions of the patterned conductive layers and at least two vias of the plurality of conductive vias.Type: ApplicationFiled: August 30, 2022Publication date: February 29, 2024Inventors: Kevin Kim, Vikas Shilimkar, Joseph Gerard Schultz
-
Publication number: 20240055314Abstract: A transistor formed in a semiconductor substrate is provided with a cooling trench. The cooling trench is elongated and extends laterally from a first end of an elongated gate electrode disposed above a channel region of the transistor to a second end of the gate electrode in a first direction that is parallel to a top surface of the semiconductor substrate. The cooling trench is coupled to the first current terminal and extends laterally from a first end to a second end of the first elongated cooling trench along the first direction and extends vertically from the first current terminal and through the top surface into the semiconductor substrate. The cooling trench is filled throughout with a thermally-conductive material configured to dissipate heat from the channel region into the semiconductor substrate.Type: ApplicationFiled: August 9, 2022Publication date: February 15, 2024Inventors: Ljubo Radic, Richard Emil Sweeney, Vikas Shilimkar, Bernhard Grote, Darrell Glenn Hill, Ibrahim Khalil
-
Publication number: 20230361726Abstract: An RF amplifier includes at least one harmonic trap filter with an array of shunt filter legs having a non-uniform resonance frequency distribution. The harmonic trap filter is configured to suppress frequencies in a suppression frequency range that includes harmonic frequencies of carrier frequencies in a range of carrier frequencies. Each of the shunt filter legs includes a capacitor and inductor coupled in series, and an intermediate node coupled between the capacitor and the inductor. Each intermediate node of the shunt filter leg is coupled to at least one other intermediate node of another shunt filter leg of the filter with a dampening resistor. Shunt filters at or near edges of the array are configured to have lower resonance frequencies than those at or near the center of the array to suppress excess current flow at edges of the RF amplifier.Type: ApplicationFiled: February 28, 2023Publication date: November 9, 2023Inventors: Joseph Gerard Schultz, Kevin Kim, Jeffrey Kevin Jones, Vikas Shilimkar, Olivier Lembeye
-
Patent number: 11804527Abstract: A transistor includes a source contact connected to a Through-Silicon Via (TSV). A drain contact is connected to a first pad. A gate structure is interposed between the source contact and the drain contact. A second pad is connected to the gate structure, the second pad comprising a first side diametrically opposed to a second side, and a third side interposed therebetween, the source contact proximal to the third side, a first portion of the first side and a second portion of the second side.Type: GrantFiled: July 14, 2021Date of Patent: October 31, 2023Assignee: NXP USA, Inc.Inventors: Vikas Shilimkar, Kevin Kim, Daniel Joseph Lamey, Bruce McRae Green, Ibrahim Khalil, Humayun Kabir
-
Publication number: 20230291369Abstract: Power amplifier systems including field trapper structures are disclosed. In embodiments, the power amplifier system includes a printed circuit board (PCB), a power amplifier module (PAM), and a field trapper structure. The PAM includes, in turn, a topside radio frequency (RF) input terminal, topside RF output terminal, a PAM topside surface on which the topside RF input terminal and the topside RF output terminal are located. The PAM is mounted to the PCB in an inverted orientation such that the PAM topside surface is positioned adjacent and faces a module mount region provided on a frontside of the PCB. The field trapper structure includes a first field trapper patch, which extends parallel to the PCB frontside, is composed of an electrically-conductive material, and is located within or adjacent the module mount region in the thickness direction.Type: ApplicationFiled: March 14, 2022Publication date: September 14, 2023Inventors: Kevin Kim, Vikas Shilimkar, Lakshminarayan Viswanathan
-
Publication number: 20230260935Abstract: A device includes a semiconductor substrate, a source metallization over an active area of the semiconductor substrate, a through-substrate via electrically connected to the source metallization, and an input bond pad formed in the semiconductor substrate and spaced apart from the active area. The input bond pad is electrically connected to a set of gate structures. The device includes a first inductive coil over the semiconductor substrate between a first portion of the source metallization and a second portion of the source metallization and a first capacitor over the semiconductor substrate between the first portion of the source metallization and the second portion of the source metallization. The first inductive coil and the first capacitor are connected in series between the input bond pad and the through-substrate via.Type: ApplicationFiled: February 16, 2022Publication date: August 17, 2023Inventors: Humayun KABIR, Vikas SHILIMKAR, Ibrahim KHALIL, Kevin KIM
-
Patent number: 11587852Abstract: An amplifier module includes a module substrate and first and second power transistor dies. The first power transistor die is coupled to a mounting surface of the module substrate, and has first and second input/output (I/O) contact pads and a first ground contact pad, all of which are all exposed at a surface of the first power transistor die that faces toward the mounting surface of the module substrate. The second power transistor die also is coupled to the mounting surface, and has third and fourth I/O contact pads and a second ground contact pad. The third and fourth I/O contact pads are exposed at a surface of the second power transistor die that faces away from the mounting surface of the module substrate, and the second ground contact pad is exposed at a surface of the second power transistor die that faces toward the mounting surface.Type: GrantFiled: March 18, 2021Date of Patent: February 21, 2023Assignee: NXP USA, Inc.Inventors: Vikas Shilimkar, Ramanujam Srinidhi Embar
-
Publication number: 20230019549Abstract: A transistor includes a source contact connected to a Through-Silicon Via (TSV). A drain contact is connected to a first pad. A gate structure is interposed between the source contact and the drain contact. A second pad is connected to the gate structure, the second pad comprising a first side diametrically opposed to a second side, and a third side interposed therebetween, the source contact proximal to the third side, a first portion of the first side and a second portion of the second side.Type: ApplicationFiled: July 14, 2021Publication date: January 19, 2023Inventors: Vikas Shilimkar, Kevin Kim, Daniel Joseph Lamey, Bruce McRae Green, Ibrahim Khalil, Humayun Kabir
-
Patent number: 11522506Abstract: Various embodiments relate to an integrated circuit including a transistor device having input and output terminals, and an inductor-capacitor (LC) circuit coupled to one of the terminals of the transistor device. The LC circuit includes a capacitor having a top plate and a bottom plate, a inductor having a coil structure, and a connector configured to couple the inductor and an interior portion the top plate of the capacitor. The inductor at least partially overlaps the capacitor.Type: GrantFiled: January 31, 2020Date of Patent: December 6, 2022Assignee: NXP B.V.Inventors: Vikas Shilimkar, Kevin Kim, Joseph Gerard Schultz
-
Patent number: 11476209Abstract: Various embodiments relate to a packaged radio frequency (RF) amplifier device implementing a split bondwire where the direct ground connection of an output capacitor is replaced with a set of bondwires connecting to ground in a direction opposite to the wires connecting to the output of a transistor to an output pad. This is done in order to reduce the effects of mutual inductance between the various bondwires associated with the output of the RF amplifier device.Type: GrantFiled: January 17, 2020Date of Patent: October 18, 2022Assignee: NXP B.V.Inventors: Vikas Shilimkar, Kevin Kim, Richard Emil Sweeney, Eric Matthew Johnson
-
Publication number: 20220115298Abstract: An amplifier module includes a module substrate and first and second power transistor dies. The first power transistor die is coupled to a mounting surface of the module substrate, and has first and second input/output (I/O) contact pads and a first ground contact pad, all of which are all exposed at a surface of the first power transistor die that faces toward the mounting surface of the module substrate. The second power transistor die also is coupled to the mounting surface, and has third and fourth I/O contact pads and a second ground contact pad. The third and fourth I/O contact pads are exposed at a surface of the second power transistor die that faces away from the mounting surface of the module substrate, and the second ground contact pad is exposed at a surface of the second power transistor die that faces toward the mounting surface.Type: ApplicationFiled: March 18, 2021Publication date: April 14, 2022Inventors: Vikas Shilimkar, Ramanujam Srinidhi Embar
-
Publication number: 20220013451Abstract: A transistor includes a semiconductor substrate having a first terminal and a second terminal. An interconnect structure is formed on an upper surface of the semiconductor substrate, the interconnect structure being formed of multiple layers of dielectric material and electrically conductive material. The electrically conductive material of the interconnect structure includes a pillar in electrical contact with the first terminal, a first runner electrically connected to the pillar, a tap interconnect in electrical contact with the second terminal, a second runner electrically connected to the tap interconnect, a shield structure positioned between the pillar and the tap interconnect, and a shield runner electrically connected to the shield structure, the shield runner overlying the second runner in a direction perpendicular to the upper surface of the semiconductor substrate.Type: ApplicationFiled: September 24, 2021Publication date: January 13, 2022Inventors: Vikas Shilimkar, Kevin Kim, Charles John Lessard, Humayun Kabir
-
Patent number: 11177207Abstract: A transistor includes a semiconductor substrate having a first terminal and a second terminal. An interconnect structure is formed on an upper surface of the semiconductor substrate, the interconnect structure being formed of multiple layers of dielectric material and electrically conductive material. The electrically conductive material of the interconnect structure includes a pillar in electrical contact with the first terminal, a first runner electrically connected to the pillar, a tap interconnect in electrical contact with the second terminal, a second runner electrically connected to the tap interconnect, a shield structure positioned between the pillar and the tap interconnect, and a shield runner electrically connected to the shield structure, the shield runner overlying the second runner in a direction perpendicular to the upper surface of the semiconductor substrate.Type: GrantFiled: December 19, 2019Date of Patent: November 16, 2021Assignee: NXP USA, Inc.Inventors: Vikas Shilimkar, Kevin Kim, Charles John Lessard, Humayun Kabir
-
Publication number: 20210242840Abstract: Various embodiments relate to an integrated circuit including a transistor device having input and output terminals, and an inductor-capacitor (LC) circuit coupled to one of the terminals of the transistor device. The LC circuit includes a capacitor having a top plate and a bottom plate, a inductor having a coil structure, and a connector configured to couple the inductor and an interior portion the top plate of the capacitor. The inductor at least partially overlaps the capacitor.Type: ApplicationFiled: January 31, 2020Publication date: August 5, 2021Inventors: Vikas SHILIMKAR, Kevin KIM, Joseph Gerard SCHULTZ
-
Publication number: 20210225784Abstract: Various embodiments relate to a packaged radio frequency (RF) amplifier device implementing a split bondwire where the direct ground connection of an output capacitor is replaced with a set of bondwires connecting to ground in a direction opposite to the wires connecting to the output of a transistor to an output pad. This is done in order to reduce the effects of mutual inductance between the various bondwires associated with the output of the RF amplifier device.Type: ApplicationFiled: January 17, 2020Publication date: July 22, 2021Inventors: Vikas SHILIMKAR, Kevin KIM, Richard Emil SWEENEY, Eric Matthew JOHNSON
-
Publication number: 20210193569Abstract: A transistor includes a semiconductor substrate having a first terminal and a second terminal. An interconnect structure is formed on an upper surface of the semiconductor substrate, the interconnect structure being formed of multiple layers of dielectric material and electrically conductive material. The electrically conductive material of the interconnect structure includes a pillar in electrical contact with the first terminal, a first runner electrically connected to the pillar, a tap interconnect in electrical contact with the second terminal, a second runner electrically connected to the tap interconnect, a shield structure positioned between the pillar and the tap interconnect, and a shield runner electrically connected to the shield structure, the shield runner overlying the second runner in a direction perpendicular to the upper surface of the semiconductor substrate.Type: ApplicationFiled: December 19, 2019Publication date: June 24, 2021Inventors: Vikas Shilimkar, Kevin Kim, Charles John Lessard, Humayun Kabir
-
Patent number: 10861774Abstract: Internally-shielded microelectronic packages having increased resistances to electromagnetic cross-coupling are disclosed, as are methods for fabricating such microelectronic packages. In embodiments, the internally-shielded microelectronic package includes a substrate having a frontside and a longitudinal axis. A first microelectronic device is mounted to the frontside of the substrate, while a second microelectronic device is further mounted to the frontside of the substrate and spaced from the first microelectronic device along the longitudinal axis. An internal shield structure includes or consists of a shield wall, which is positioned between the first and second microelectronic devices as taken along the longitudinal axis. The internal shield structure is at least partially composed of a magnetically-permeable material, which decreases electromagnetic cross-coupling between the first and second microelectronic devices during operation of the internally-shielded microelectronic package.Type: GrantFiled: March 12, 2020Date of Patent: December 8, 2020Assignee: NXP USA, Inc.Inventors: Audel Sanchez, Lakshminarayan Viswanathan, Vikas Shilimkar, Ramanujam Srinidhi Embar
-
Publication number: 20200211932Abstract: Internally-shielded microelectronic packages having increased resistances to electromagnetic cross-coupling are disclosed, as are methods for fabricating such microelectronic packages. In embodiments, the internally-shielded microelectronic package includes a substrate having a frontside and a longitudinal axis. A first microelectronic device is mounted to the frontside of the substrate, while a second microelectronic device is further mounted to the frontside of the substrate and spaced from the first microelectronic device along the longitudinal axis. An internal shield structure includes or consists of a shield wall, which is positioned between the first and second microelectronic devices as taken along the longitudinal axis. The internal shield structure is at least partially composed of a magnetically-permeable material, which decreases electromagnetic cross-coupling between the first and second microelectronic devices during operation of the internally-shielded microelectronic package.Type: ApplicationFiled: March 12, 2020Publication date: July 2, 2020Applicant: NXP USA, INC.Inventors: AUDEL SANCHEZ, LAKSHMINARAYAN VISWANATHAN, VIKAS SHILIMKAR, RAMANUJAM SRINIDHI EMBAR