Abstract: A level shifter with high performance, low power and reduced duty cycle distortion. The level shifter includes an input stage having a first circuit coupled to a second circuit. The first circuit includes a first pull up transistor receiving an input signal coupled to a first pull down transistor. The second circuit includes a second pull up transistor coupled to a second pull down transistor. An output of the input stage coupled to a first node in the first circuit. The level shifter further includes an inverter receiving the input signal. An output of the inverter and the second pull down transistor coupled to a second node. An output stage of the level shifter generates an output signal. The output stage includes a first transistor coupled to the first node and a second transistor coupled to the second node.