Patents by Inventor Vinay Suresh
Vinay Suresh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240101506Abstract: The present invention discloses a continuous process for the synthesis of dimethyl carbonate from methanol and carbon dioxide over a ceria-based mixed metal oxide-silica catalyst formulation in the presence of a dehydrating or water trapping compound (2-Cyanopyridine).Type: ApplicationFiled: January 25, 2022Publication date: March 28, 2024Inventors: Darbha SRINIVAS, Vijay Vasant BOKADE, Prashant Suresh NIPHADKAR, Unnikrishnan PULIKKEEL, Snehalkumar PARMAR, Vinay AMTE, Surajit SENGUPTA, Asit Kumar DAS
-
Publication number: 20240095334Abstract: The present disclosure generally relates to displaying a user interface for sharing an account associated with a first user identity with a second user identity. The user interface includes a first sharing option and a second sharing option. One or more inputs corresponding to a request to share the account are detected. If the one or more inputs include a selection of the first sharing option, a request to invite the second user identity to become a joint owner of the account is transmitted. If the one or more inputs include a selection of the second sharing option, a request to invite the second user identity to become a participant of the account without becoming a joint owner of the account is transmitted.Type: ApplicationFiled: November 27, 2023Publication date: March 21, 2024Inventors: Mischa MCLACHLAN, Jennifer BAILEY, Steven EASTCOTT, Corey FUGMAN, Haya Iris VILLANUEVA GAVIOLA, Richard HEARD, Brian JETT, Katie MCINDOE, Thomas John MILLER, Ashish Chandrakant NAGRE, Rachel REDDY, Akila SURESH, Marcel VAN OS, Vinay VENKATESH, Nicole Marie WEAVER
-
Patent number: 11508723Abstract: We describe herein a high voltage semiconductor device comprising a power semiconductor device portion (100) and a temperature sensing device portion (185). The temperature sensing device portion comprises: an anode region (140), a cathode region (150), a body region (160) in which the anode region and the cathode region are formed. The temperature sensing device portion also comprises a semiconductor isolation region (165) in which the body region is formed, the semiconductor isolation region having an opposite conductivity type to the body region, the semiconductor isolation region being formed between the power semiconductor device portion and the temperature sensing device portion.Type: GrantFiled: June 13, 2018Date of Patent: November 22, 2022Assignees: DYNEX SEMICONDUCTOR LIMITED, ZHUZHOU CRRC TIMES ELECTRIC CO. LTD.Inventors: Chunlin Zhu, Vinay Suresh, Ian Deviny, Yangang Wang
-
Patent number: 11177932Abstract: A clock generation circuit for generating a plurality of output clocks includes: a differential circuit for receiving a single input clock signal and outputting two differential clock signals, and a DC signal; a first polyphase filter for generating four clock signals from the differential clock signals which are a quadrature phase apart from each other; a plurality of setting buffers for setting a same DC point for the four clock signals and generating four resultant clock signals; coupled polyphase filters for generating four more clock signals which are a quadrature apart from each other, and outputting the resultant eight clock signals; a phase mixer, for generating eight output clock signals 45 degrees apart from each other; and a plurality of restoration buffers for setting a DC point for each of the eight clock signals and generating eight output clock signals all riding on a same DC point.Type: GrantFiled: April 20, 2021Date of Patent: November 16, 2021Assignee: Faraday Technology Corp.Inventors: Vinay Suresh Rao, Andrew Chao
-
Publication number: 20210257355Abstract: We describe herein a high voltage semiconductor device comprising a power semiconductor device portion (100) and a temperature sensing device portion (185). The temperature sensing device portion comprises: an anode region (140), a cathode region (150), a body region (160) in which the anode region and the cathode region are formed. The temperature sensing device portion also comprises a semiconductor isolation region (165) in which the body region is formed, the semiconductor isolation region having an opposite conductivity type to the body region, the semiconductor isolation region being formed between the power semiconductor device portion and the temperature sensing device portion.Type: ApplicationFiled: June 13, 2018Publication date: August 19, 2021Inventors: Chunlin ZHU, Vinay SURESH, Ian DEVINY, Yangang WANG
-
Patent number: 10784369Abstract: A high-voltage semiconductor device includes a semiconductor substrate having a first conductivity type, a source region and a drain region disposed on the semiconductor substrate. The drain region has a second conductivity type that is the opposite of the first conductivity type, and the source region includes a part having the first conductivity type and another part having the second conductivity type. The device includes a first and a second isolation structures disposed on two opposite sides of the drain region. The first isolation structure is between the source and the drain region. The device includes a first well region disposed below the second isolation structure. The top surface of the first well region is adjacent to the bottom surface of the second isolation structure. In addition, the device includes a first buried layer disposed in the semiconductor substrate and that overlaps the first well region.Type: GrantFiled: April 9, 2019Date of Patent: September 22, 2020Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Vivek Ningaraju, Vinay Suresh, Po-An Chen
-
Patent number: 10600920Abstract: A semiconductor device includes a semiconductor substrate having a first conductivity type; a deep well region disposed on the semiconductor substrate, and having a second conductivity type opposite to the first conductivity type; a first well region and a second well region disposed in the deep well region and having the first conductivity type, wherein the first well region and the second well region are separated by a portion of the deep well region, and the first well region is electrically connected to the second well region; and a first doped region and a second doped region disposed in the deep well region and having the second conductivity type, wherein the first well region and the second well region are located between the first doped region and the second doped region.Type: GrantFiled: September 4, 2018Date of Patent: March 24, 2020Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Vinay Suresh, Po-An Chen
-
Patent number: 10546944Abstract: A semiconductor device includes a substrate having a first conductive type. An epitaxial layer having a second conductive type is disposed on the substrate. A first buried layer of the second conductive type is disposed within a high side region of the substrate. A second buried layer of the second conductive type is disposed directly above the first buried layer of the second conductive type. A top surface of the first buried layer of the second conductive type and a top surface of the second buried layer of the second conductive type are apart from a top surface of the epitaxial layer by different distances. A dopant concentration of the first buried layer of the second conductive type is less than that of the second buried layer of the second conductive type.Type: GrantFiled: November 27, 2017Date of Patent: January 28, 2020Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Subramanya Jayasheela Rao, Vinay Suresh, Po-An Chen
-
Publication number: 20190348545Abstract: A semiconductor device includes a semiconductor substrate having a first conductivity type; a deep well region disposed on the semiconductor substrate, and having a second conductivity type opposite to the first conductivity type; a first well region and a second well region disposed in the deep well region and having the first conductivity type, wherein the first well region and the second well region are separated by a portion of the deep well region, and the first well region is electrically connected to the second well region; and a first doped region and a second doped region disposed in the deep well region and having the second conductivity type, wherein the first well region and the second well region are located between the first doped region and the second doped region.Type: ApplicationFiled: September 4, 2018Publication date: November 14, 2019Inventors: Vinay SURESH, Po-An CHEN
-
Publication number: 20190334031Abstract: A high-voltage semiconductor device includes a semiconductor substrate having a first conductivity type, a source region and a drain region disposed on the semiconductor substrate. The drain region has a second conductivity type that is the opposite of the first conductivity type, and the source region includes a part having the first conductivity type and another part having the second conductivity type. The device includes a first and a second isolation structures disposed on two opposite sides of the drain region. The first isolation structure is between the source and the drain region. The device includes a first well region disposed below the second isolation structure. The top surface of the first well region is adjacent to the bottom surface of the second isolation structure. In addition, the device includes a first buried layer disposed in the semiconductor substrate and that overlaps the first well region.Type: ApplicationFiled: April 9, 2019Publication date: October 31, 2019Inventors: Vivek NINGARAJU, Vinay SURESH, Po-An CHEN
-
Patent number: 10381341Abstract: A transient-voltage-suppression (TVS) diode device and a method of fabricating the same are disclosed. The TVS diode device includes a substrate. A second conductivity type first epitaxial layer is disposed over the substrate. A second conductivity type second epitaxial layer is disposed between the second conductivity type first epitaxial layer and the substrate. A plurality of trench isolation features divides the substrate into a first active region including a second conductivity type doped well region disposed in the second conductivity type first epitaxial layer. A first conductivity type doped well region and a first conductivity type buried layer are disposed in the second conductivity type second epitaxial layer. The second conductivity type doped well region and the first conductivity type buried layer collectively form a Zener diode.Type: GrantFiled: May 2, 2017Date of Patent: August 13, 2019Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Vinay Suresh, Po-An Chen
-
Patent number: 10020392Abstract: Provided are a diode, a junction field effect transistor (JFET), and a semiconductor device that have a top doped region. A dopant concentration gradient of the top doped region at one side is different from the dopant concentration gradient of the top doped region at an opposite side. The top doped region is able to increase a breakdown voltage of the device and decrease an on-state resistance (Ron) of the device.Type: GrantFiled: September 20, 2016Date of Patent: July 10, 2018Assignee: Nuvoton Technology CorporationInventors: Vivek Ningaraju, Po-An Chen, Vinay Suresh
-
Publication number: 20180182863Abstract: A semiconductor device includes a substrate having a first conductive type. An epitaxial layer having a second conductive type is disposed on the substrate. A first buried layer of the second conductive type is disposed within a high side region of the substrate. A second buried layer of the second conductive type is disposed directly above the first buried layer of the second conductive type. A top surface of the first buried layer of the second conductive type and a top surface of the second buried layer of the second conductive type are apart from a top surface of the epitaxial layer by different distances. A dopant concentration of the first buried layer of the second conductive type is less than that of the second buried layer of the second conductive type.Type: ApplicationFiled: November 27, 2017Publication date: June 28, 2018Inventors: Subramanya Jayasheela RAO, Vinay SURESH, Po-An CHEN
-
Publication number: 20180175018Abstract: A transient-voltage-suppression (TVS) diode device and a method of fabricating the same are disclosed. The TVS diode device includes a substrate. A second conductivity type first epitaxial layer is disposed over the substrate. A second conductivity type second epitaxial layer is disposed between the second conductivity type first epitaxial layer and the substrate. A plurality of trench isolation features divides the substrate into a first active region including a second conductivity type doped well region disposed in the second conductivity type first epitaxial layer. A first conductivity type doped well region and a first conductivity type buried layer are disposed in the second conductivity type second epitaxial layer. The second conductivity type doped well region and the first conductivity type buried layer collectively form a Zener diode.Type: ApplicationFiled: May 2, 2017Publication date: June 21, 2018Inventors: Vinay SURESH, Po-An CHEN
-
Publication number: 20180069116Abstract: Provided are a diode, a junction field effect transistor (JFET), and a semiconductor device that have a top doped region. A dopant concentration gradient of the top doped region at one side is different from the dopant concentration gradient of the top doped region at an opposite side. The top doped region is able to increase a breakdown voltage of the device and decrease an on-state resistance (Ron) of the device.Type: ApplicationFiled: September 20, 2016Publication date: March 8, 2018Applicant: Nuvoton Technology CorporationInventors: Vivek Ningaraju, Po-An Chen, Vinay Suresh