Patents by Inventor Vincenzo DiTommaso
Vincenzo DiTommaso has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100013545Abstract: Compensation for an RF detector includes components having different order temperature functions. The components are combined and may be adjusted by various numbers of user-accessible terminals to provide individual adjustment for factors such as operating frequency. In some embodiments, first and second-order temperature functions are generated independently and combined to provide a polynomial function of temperature with coefficients that may be adjusted. In other embodiments, the outputs of the function generators may be more complex functions of temperature with various adjustable parameters.Type: ApplicationFiled: July 17, 2008Publication date: January 21, 2010Applicant: ANALOG DEVICES, INC.Inventor: Vincenzo DiTommaso
-
Patent number: 7616044Abstract: The intercept of a logarithmic amplifier is temperature stabilized by generating a signal having the form H log H where H is a function of temperature such as T/T0. The first H factor is cancelled, thereby generating a correction signal having the form Y log H. The cancellation may be implemented with a transconductance cell having a hyperbolic tangent function. The H log H function may be generated by a pair of junctions biased by one temperature-stable current and one temperature-dependent current. The pair of junctions and the transconductance cell may be coupled together in a translinear loop. A user-accessible terminal may allow adjustment of the correction signal for different operating frequencies.Type: GrantFiled: April 14, 2007Date of Patent: November 10, 2009Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Patent number: 7453309Abstract: The intercept of a logarithmic amplifier is temperature stabilized by generating a signal having the form H log H where H is a function of temperature such as T/T0. The first H factor is cancelled, thereby generating a correction signal having the form Y log H. The cancellation may be implemented with a transconductance cell having a hyperbolic tangent function. The H log H function may be generated by a pair of junctions biased by one temperature-stable current and one temperature-dependent current. The pair of junctions and the transconductance cell may be coupled together in a translinear loop. A user-accessible terminal may allow adjustment of the correction signal for different operating frequencies.Type: GrantFiled: January 9, 2007Date of Patent: November 18, 2008Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Publication number: 20070262807Abstract: The intercept of a logarithmic amplifier is temperature stabilized by generating a signal having the form H log H where H is a function of temperature such as T/T0. The first H factor is cancelled, thereby generating a correction signal having the form Y log H. The cancellation may be implemented with a transconductance cell having a hyperbolic tangent function. The H log H function may be generated by a pair of junctions biased by one temperature-stable current and one temperature-dependent current. The pair of junctions and the transconductance cell may be coupled together in a translinear loop. A user-accessible terminal may allow adjustment of the correction signal for different operating frequencies.Type: ApplicationFiled: April 14, 2007Publication date: November 15, 2007Applicant: ANALOG DEVICES, INC.Inventor: Vincenzo DiTommaso
-
Patent number: 7292100Abstract: An interpolated variable gain amplifier (VGA) utilizes multiple active feedback cells. The active feedback cells may be implemented as transconductance (gm) cells that replicate gm cells in the interpolated input stages.Type: GrantFiled: March 22, 2005Date of Patent: November 6, 2007Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Publication number: 20070132499Abstract: The intercept of a logarithmic amplifier is temperature stabilized by generating a signal having the form H log H where H is a function of temperature such as T/T0. The first H factor is cancelled, thereby generating a correction signal having the form Y log H. The cancellation may be implemented with a transconductance cell having a hyperbolic tangent function. The H log H function may be generated by a pair of junctions biased by one temperature-stable current and one temperature-dependent current. The pair of junctions and the transconductance cell may be coupled together in a translinear loop. A user-accessible terminal may allow adjustment of the correction signal for different operating frequencies.Type: ApplicationFiled: January 9, 2007Publication date: June 14, 2007Applicant: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Patent number: 7196569Abstract: A logarithmic amplifier is compensated by a feedback loop. The feedback loop may control a series of detector cells in response to an output from one or more of the detector cells. The feedback loop may be used to provide frequency compensation to the log amp by adjusting the bias currents to the detector cells. One detector cell may be arranged to generate a limiting signal while another detector cell is arranged to generate a zero signal. By arranging the feedback loop to adjust the bias cell so as to maintain the difference between the limit signal and the zero signal at a constant value, the output swing of the detector cells is held constant, thereby stabilizing the slope of the log amp.Type: GrantFiled: February 14, 2005Date of Patent: March 27, 2007Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Patent number: 7183794Abstract: Methods and apparatus for correcting for circuit self-heating replicate a thermal characteristic of a component that may be coupled to a bias circuit. A bias circuit may include replication component coupled to a reference cell. The replication component may be included in a feedback loop with the reference cell to improve accuracy.Type: GrantFiled: January 20, 2004Date of Patent: February 27, 2007Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Patent number: 7180359Abstract: The intercept of a logarithmic amplifier is temperature stabilized by generating a signal having the form H log H where H is a function of temperature such as T/T0. The first H factor is cancelled, thereby generating a correction signal having the form Y log H. The cancellation may be implemented with a transconductance cell having a hyperbolic tangent function. The H log H function may be generated by a pair of junctions biased by one temperature-stable current and one temperature-dependent current. The pair of junctions and the transconductance cell may be coupled together in a translinear loop. A user-accessible terminal may allow adjustment of the correction signal for different operating frequencies.Type: GrantFiled: December 22, 2004Date of Patent: February 20, 2007Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Publication number: 20060132216Abstract: The intercept of a logarithmic amplifier is temperature stabilized by generating a signal having the form H log H where H is a function of temperature such as T/T0. The first H factor is cancelled, thereby generating a correction signal having the form Y log H. The cancellation may be implemented with a transconductance cell having a hyperbolic tangent function. The H log H function may be generated by a pair of junctions biased by one temperature-stable current and one temperature-dependent current. The pair of junctions and the transconductance cell may be coupled together in a translinear loop. A user-accessible terminal may allow adjustment of the correction signal for different operating frequencies.Type: ApplicationFiled: December 22, 2004Publication date: June 22, 2006Inventor: Vincenzo DiTommaso
-
Publication number: 20050001651Abstract: Methods and apparatus for correcting for circuit self-heating replicate a thermal characteristic of a component that may be coupled to a bias circuit. A bias circuit may include replication component coupled to a reference cell. The replication component may be included in a feedback loop with the reference cell to improve accuracy.Type: ApplicationFiled: January 20, 2004Publication date: January 6, 2005Inventor: Vincenzo DiTommaso
-
Patent number: 6429712Abstract: A precision SET-RESET logic circuit and operating method separate a latch function from the critical signal path which produces the logic outputs. In a particular implementation the logic circuit includes two differential switch pairs controlled respectively by SET and RESET inputs, with respective enable circuits for the differential pair controlled by the output of the latch circuit. The SET and RESET differential switch pairs respond faster than the latch circuit to a change to the input SET-RESET state. A logic output is initially produced by establishing a first current path through. the differential switches and enable circuits in response to a new logic input, and then latched via a different current path.Type: GrantFiled: August 29, 2001Date of Patent: August 6, 2002Assignee: Analog Devices, Inc.Inventors: Thomas A. Gaiser, Kenneth J. Stern, Farhad Vazehgoo, Vincenzo DiTommaso, William L. Walter, Edward B. Hilton
-
Patent number: 6366115Abstract: A buffer circuit includes a delay circuit which is interposed between a signal source and a following circuit. The delay circuit propagates a signal from an input to an output; the signal has associated desired timing relationships between its rising and falling edges. The delay circuit controls the propagation delays of the signal's rising and falling edges such that when the signal arrives at a selected downstream node, it has the desired timing relationships. The delay circuit adjusts the propagation delays in accordance with two correction signals: one which reduces errors induced by imperfections in the signal path through which the test signal propagates, and one to reduce errors due to thermal effects that arise when propagating a periodic test signal having a duty cycle other than 50% through the signal path.Type: GrantFiled: February 21, 2001Date of Patent: April 2, 2002Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Publication number: 20020024370Abstract: A precision SET-RESET logic circuit and operating method separate a latch function from the critical signal path which produces the logic outputs. In a particular implementation the logic circuit includes two differential switch pairs controlled respectively by SET and RESET inputs, with respective enable circuits for the differential pair controlled by the output of the latch circuit. The SET and RESET differential switch pairs respond faster than the latch circuit to a change to the input SET-RESET state. A logic output is initially produced by establishing a first current path through the differential switches and enable circuits in response to a new logic input, and then latched via a different current path.Type: ApplicationFiled: August 29, 2001Publication date: February 28, 2002Inventors: Thomas A. Gaiser, Kenneth J. Stern, Farhad Vazehgoo, Vincenzo DiTommaso, William L. Walter, Edward B. Hilton
-
Patent number: 6326828Abstract: A precision SET-RESET logic circuit and operating method separate a latch function from the critical signal path which produces the logic outputs. In a particular implementation the logic circuit includes two differential switch pairs controlled respectively by SET and RESET inputs, with respective enable circuits for the differential pair controlled by the output of the latch circuit. The SET and RESET differential switch pairs respond faster than the latch circuit to a change to the input SET-RESET state. A logic output is initially produced by establishing a first current path through the differential switches and enable circuits in response to a new logic input, and then latched via a different current path.Type: GrantFiled: December 7, 1999Date of Patent: December 4, 2001Assignee: Analog Devices, Inc.Inventors: Thomas A. Gaiser, Kenneth J. Stern, Farhad Vazehgoo, Vincenzo DiTommaso, William L. Walter, Edward B. Hilton
-
Patent number: 6307404Abstract: Differential-signal gate structures are provided in which first and second current-switching modules are coupled to first and second electrical loads with the differential input ports of the modules cross coupled. Although each of the modules separately exhibits an increased propagation-delay response to one input signal sequence, they are never simultaneously exposed to this sequence because of the cross coupling of the input ports. Accordingly, these gate structures have significantly reduced propagation-delay variations.Type: GrantFiled: April 28, 1999Date of Patent: October 23, 2001Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Patent number: 6271701Abstract: D flip-flop structures are provided which respond to a DATA signal and a clock (CLK) signal by generating an output signal whose state during each clock pulse is that of the DATA signal at that pulse's leading edge and whose state between clock pulses is reset to a selected logic value. Accordingly, these flip-flops can function (e.g., monitor events in the DATA signal or generate sequences of trigger pulses) at the clock rate.Type: GrantFiled: May 14, 1999Date of Patent: August 7, 2001Assignee: Analog Devices, Inc.Inventor: Vincenzo DiTommaso
-
Patent number: 6265901Abstract: A high speed, multiple input restrictive OR circuit with fully differential inputs and output is used in applications in which only one input can be active at a time. N differential voltage inputs are converted into N corresponding differential current signals of unit current values. The current signals corresponding to active complement input signals are summed together, with a compensation current equal to (N−1) current units subtracted from the total. The resulting compensated complement currents together with any active input current form a single differential current that indicates the logic state at the input. This differential current is preferably converted to a buffered output differential voltage in an output stage. For high accuracy applications, a common unit reference current is used to generate both a scaled compensation current and unit input stage source currents.Type: GrantFiled: November 24, 1999Date of Patent: July 24, 2001Assignee: Analog Devices, Inc.Inventors: Kenneth J. Stern, Vincenzo DiTommaso