Patents by Inventor Vivek Asthana
Vivek Asthana has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250140310Abstract: Various implementations described herein are directed to a device having an array of bitcells with a first bitcell disposed adjacent to a second bitcell. The device may have a first wordline coupled to first transistors in the first bitcell, and the device may have a second wordline coupled to second transistors in the second bitcell. Also, the device may have a buried ground line coupled to the first transistors and the second transistors.Type: ApplicationFiled: October 27, 2023Publication date: May 1, 2025Inventors: Vivek Asthana, Andy Wangkun Chen, Ettore Amirante, Yew Keong Chong, Sriram Thyagarajan
-
Publication number: 20250103129Abstract: A memory instance comprises a plurality of banks of storage cells to store data values, and input/output circuitry shared between the plurality of banks for receiving write data or outputting read data. Each bank of storage cells supports a power saving mode and an operational mode. A control interface receives power control signals for controlling use of the power saving mode. Bank power control circuitry individually controls, for each of a plurality of subsets of banks of storage cells within the same memory instance, whether that subset of banks is in the power saving mode based on the power control signals. For at least one setting for the power control signals, one subset of banks is in the power saving mode while another subset of banks in the same memory instance is in the operational mode. Also disclosed is power control circuitry which selects the power mode to use for each subset of banks and generates the power control signals.Type: ApplicationFiled: September 26, 2023Publication date: March 27, 2025Inventors: Andy Wangkun Chen, Yew Keong Chong, Sriram Thyagarajan, Munish Kumar, Vivek Asthana, Andrew John Turner, Alex James Waugh
-
Publication number: 20240304265Abstract: Various implementations described herein are related to a device including a bitcell having a bitcell layout with a first metal layer, a second metal layer and a via programming layer. The device may have a via marking layer provided in the bitcell layout for the bitcell, and the via marking layer controls optical proximity correction of the first metal layer and the second metal layer.Type: ApplicationFiled: July 7, 2023Publication date: September 12, 2024Inventors: Ettore Amirante, Vivek Asthana, Yew Keong Chong, Jean-Christophe Vial
-
Publication number: 20240153551Abstract: Various implementations described herein are related to a device having multi-page memory with a first core array and bitcells accessible via first wordlines and a second core array with bitcells accessible via second wordlines. The device may have wordline drivers coupled to the bitcells in the first core array via the first wordlines and to the bitcells in the second core array via the second wordlines. The device may have buried metal lines formed within a substrate, and the buried metal lines may be used to couple the wordline drivers to the first wordlines.Type: ApplicationFiled: November 3, 2022Publication date: May 9, 2024Inventors: Andy Wangkun Chen, Vivek Asthana, Sony, Ettore Amirante, Yew Keong Chong
-
Publication number: 20240013871Abstract: A SaaS platform to manage a clinical trial is disclosed. The platform enables on-boarding of patients for the clinical trial for one or more clinical research organizations. Such details are necessary for categorisation of the one or more patients. A medical compliance module is set up to capture real time bio-physical parameters indicative of health condition of the patients. The medical compliance module also monitors adherence of each of the patients to the one or more treatment plans designed for the clinical trials. Additionally, a database management module receives, and stores data associated with the clinical trial from the one or more clinical research organisations. Storing of such classified data is being done with specific privacy level for security. An access control module further enables collaborative clinical trial among the one or more clinical research organisations by sharing the data associated with the clinical trial in real-time.Type: ApplicationFiled: August 27, 2021Publication date: January 11, 2024Inventors: Vivek Asthana, Ankur Agrawal
-
Publication number: 20230411351Abstract: According to one implementation of the present disclosure, an integrated circuit includes a memory macro unit, and one or more through silicon vias (TSVs) at least partially coupled through an input/output circuit of the memory macro unit. According to one implementation of the present disclosure, a computer-readable storage medium comprising instructions that, when executed by a processor, cause the processor to perform operations including: receiving a user input corresponding to dimensions of respective pitches of one or more through silicon vias (TSVs); determining whether dimensions of a memory macro unit is greater than a size threshold, wherein the size threshold corresponds to the received user input; and determining one or more through silicon via (TSV) positionings at least partially in an input/output circuitry of the memory macro unit based on the determined dimensions of the memory macro unit.Type: ApplicationFiled: May 24, 2022Publication date: December 21, 2023Inventors: Andy Wangkun Chen, Yew Keong Chong, Sriram Thyagarajan, Vivek Asthana, Ettore Amirante
-
Publication number: 20230326567Abstract: A system to facilitate medical adherence is disclosed. The system includes a patient information recording module, configured to record information regarding at least one of one or more diseases, one or more bio-physical parameters, type of discomfort, severity of discomfort, part of body experiencing the discomfort and time of discomfort associated with registered patient via at least one of textual input, pre-designated field input and input on 3D image representative of human body. The system includes a medical treatment module, configured to diagnose the one or more diseases, generate a real-time treatment plan and generate a digital prescription for the registered patient. The system includes a medical adherence module, configured to monitor adherence of the registered patient to the real-time generated treatment plan at a micro level, create a medical adherence report and trigger an alert on an event of non-adherence of the real-time generated treatment plan.Type: ApplicationFiled: August 27, 2021Publication date: October 12, 2023Inventors: Vivek Asthana, Ankur Agrawal
-
Publication number: 20230326585Abstract: A system to facilitate adherence to multiple medical care plans is disclosed. The system includes a consent management module, configured to classify the information received from the biophysical data capturing module and the health status recording module in accordance with predesignated privacy matrix level and configured to provide access to a specific privacy level of classified information associated with a specific disease to one of one or more doctors, upon receiving consent from at least one of one or more registered doctors, the registered patient and the one or more registered healthcare personnel. The system includes a graphic user interface module, configured to provide integrated view of the information, configured to enable the one or more registered doctors to collaboratively intervene according to information provided and also configured to enforce adherence of the registered patient to the one or more treatment plans.Type: ApplicationFiled: August 27, 2021Publication date: October 12, 2023Inventors: Vivek Asthana, Ankur Agrawal
-
Patent number: 11475944Abstract: Various implementations described herein are directed to an integrated circuit having a wordline driver coupled to a bitcell via a wordline. The integrated circuit may include a read assist transistor coupled to the wordline between the wordline driver and the bitcell. While activated, the read assist transistor may generate an adaptive underdrive on the wordline, the level of which depends on the process, temperature and voltage of operation of the memory, when the wordline is selected and driven by the wordline driver.Type: GrantFiled: November 30, 2020Date of Patent: October 18, 2022Assignee: Arm LimitedInventors: Rahul Mathur, Vivek Asthana, Ankur Garcia Goel, Nikhil Kaushik, Rachit Ahuja, Bikas Maiti, Yew Keong Chong
-
Patent number: 10978141Abstract: According to one implementation of the present disclosure, an integrated circuit includes first and second word-line decoder circuitry, two or more memory instances coupled to the first and second word-line decoder circuitry; and a control block circuitry coupled to the first and second word-line decoder circuitry and the two or more memory instances. Also, a pin bus enabled in the control block circuitry may be configured to at least partially control selection of one or more of the two or more memory instances.Type: GrantFiled: November 27, 2019Date of Patent: April 13, 2021Assignee: Arm LimitedInventors: Yew Keong Chong, Sriram Thyagarajan, Andy Wangkun Chen, Vivek Asthana, Munish Kumar
-
Publication number: 20210082496Abstract: Various implementations described herein are directed to an integrated circuit having a wordline driver coupled to a bitcell via a wordline. The integrated circuit may include a read assist transistor coupled to the wordline between the wordline driver and the bitcell. While activated, the read assist transistor may generate an adaptive underdrive on the wordline, the level of which depends on the process, temperature and voltage of operation of the memory, when the wordline is selected and driven by the wordline driver.Type: ApplicationFiled: November 30, 2020Publication date: March 18, 2021Inventors: Rahul Mathur, Vivek Asthana, Ankur Garcia Goel, Nikhil Kaushik, Rachit Ahuja, Bikas Maiti, Yew Keong Chong
-
Patent number: 10854280Abstract: Various implementations described herein are directed to an integrated circuit having a wordline driver coupled to a bitcell via a wordline. The integrated circuit may include a read assist transistor coupled to the wordline between the wordline driver and the bitcell. While activated, the read assist transistor may generate an adaptive underdrive on the wordline, the level of which depends on the process, temperature and voltage of operation of the memory, when the wordline is selected and driven by the wordline driver.Type: GrantFiled: August 30, 2017Date of Patent: December 1, 2020Assignee: Arm LimitedInventors: Abhairaj Singh, Vivek Asthana, Monu Rathore, Ankur Goel, Nikhil Kaushik, Rachit Ahuja, Rahul Mathur, Bikas Maiti, Yew Keong Chong
-
Patent number: 10848186Abstract: Various implementations described herein are directed to an integrated circuit. The integrated circuit may include first decoding circuitry that receives an address and partially decodes the address to generate a partially decoded address. The integrated circuit may include second decoding circuitry that receives the partially decoded address, generates a decoded address, and provides the decoded address to a wordline. The integrated circuit may include encoding circuitry that receives the decoded address from the wordline and encodes the decoded address to generate an encoded address. The integrated circuit may include comparing circuitry that receives the encoded address and compares the encoded address with the address to detect faults in the memory circuitry.Type: GrantFiled: February 13, 2018Date of Patent: November 24, 2020Assignee: Arm LimitedInventors: Vivek Asthana, Jitendra Dasani, Amit Chhabra
-
Patent number: 10468095Abstract: A method of operating a memory device includes providing a first voltage to a memory array, providing a second voltage to a peripheral logic circuit, receiving an access request, and in response to the access request, increasing a third voltage of a bit line of the memory array during a precharge phase.Type: GrantFiled: May 24, 2018Date of Patent: November 5, 2019Assignee: STMicroelectronics International N.V.Inventors: Piyush Jain, Vivek Asthana, Naveen Batra
-
Patent number: 10431304Abstract: Disclosed are methods, systems and devices for operation of non-volatile memory devices. In one aspect, a correlated electron switch (CES) device may be placed in any one of multiple memory states in a write operation. Limiting current between terminals of the non-volatile memory device during read operations may enable use of higher voltages for higher realized gain. Additionally, bipolar write operations for set and reset may enable an increased write window and enhanced durability for a CES device.Type: GrantFiled: March 26, 2018Date of Patent: October 1, 2019Assignee: ARM Ltd.Inventors: Azeez Jennudin Bhavnagarwala, Vivek Asthana, Piyush Agarwal, Akshay Kumar, Lucian Shifren
-
Patent number: 10425076Abstract: Various implementations described herein are directed to a circuit. The circuit may include a memory circuit having a first latch. The circuit may include a power-on-reset circuit having a second latch coupled to the first latch. The second latch may be configured to reset the first latch to a predetermined state at power-up.Type: GrantFiled: July 23, 2018Date of Patent: September 24, 2019Assignee: ARM LimitedInventors: Lalit Gupta, Vivek Nautiyal, Andy Wangkun Chen, Jitendra Dasani, Bo Zheng, Akshay Kumar, Vivek Asthana
-
Patent number: 10418124Abstract: Various implementations described herein are directed to an integrated circuit having core circuitry with an array of bitcells arranged in columns of bitcells that may represent bits. A first column of bitcells may represent a nearest bit of the bits, and a last column of bitcells may represent a farthest bit of the bits. The integrated circuit may include sense amplifier circuitry coupled to the core circuitry to assist with accessing data stored in the array of bitcells. The integrated circuit may include multiplexer circuitry coupled to the sense amplifier circuitry. The integrated circuit may include first bypass circuitry coupled to outputs of the sense amplifier circuitry at the farthest bit. The integrated circuit may include second bypass circuitry coupled to an output of the multiplexer circuitry at the nearest bit.Type: GrantFiled: February 23, 2018Date of Patent: September 17, 2019Assignee: Arm LimitedInventors: Vivek Asthana, Nitin Jindal, Saikat Kumar Banik
-
Publication number: 20190267049Abstract: Various implementations described herein are directed to an integrated circuit having core circuitry with an array of bitcells arranged in columns of bitcells that may represent bits. A first column of bitcells may represent a nearest bit of the bits, and a last column of bitcells may represent a farthest bit of the bits. The integrated circuit may include sense amplifier circuitry coupled to the core circuitry to assist with accessing data stored in the array of bitcells. The integrated circuit may include multiplexer circuitry coupled to the sense amplifier circuitry. The integrated circuit may include first bypass circuitry coupled to outputs of the sense amplifier circuitry at the farthest bit. The integrated circuit may include second bypass circuitry coupled to an output of the multiplexer circuitry at the nearest bit.Type: ApplicationFiled: February 23, 2018Publication date: August 29, 2019Inventors: Vivek Asthana, Nitin Jindal, Saikat Kumar Banik
-
Publication number: 20190253084Abstract: Various implementations described herein are directed to an integrated circuit. The integrated circuit may include first decoding circuitry that receives an address and partially decodes the address to generate a partially decoded address. The integrated circuit may include second decoding circuitry that receives the partially decoded address, generates a decoded address, and provides the decoded address to a wordline. The integrated circuit may include encoding circuitry that receives the decoded address from the wordline and encodes the decoded address to generate an encoded address. The integrated circuit may include comparing circuitry that receives the encoded address and compares the encoded address with the address to detect faults in the memory circuitry.Type: ApplicationFiled: February 13, 2018Publication date: August 15, 2019Inventors: Vivek Asthana, Jitendra Dasani, Amit Chhabra
-
Publication number: 20190066772Abstract: Various implementations described herein are directed to an integrated circuit having a wordline driver coupled to a bitcell via a wordline. The integrated circuit may include a read assist transistor coupled to the wordline between the wordline driver and the bitcell. While activated, the read assist transistor may generate an adaptive underdrive on the wordline, the level of which depends on the process, temperature and voltage of operation of the memory, when the wordline is selected and driven by the wordline driver.Type: ApplicationFiled: August 30, 2017Publication date: February 28, 2019Inventors: Abhairaj Singh, Vivek Asthana, Monu Rathore, Ankur Goel, Nikhil Kaushik, Rachit Ahuja, Rahul Mathur, Bikas Maiti, Yew Keong Chong